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Abstract
The face of music has been drastically evolving over the past century starting with the advent of
the electric guitar. The emergence of digital signal processing in guitar audio applications has
constantly been driven by the ability to diversify tonalities from experimenting with instrument
materials, pick-ups, amplifiers, and effects. This paper demonstrates an alternative approach
to guitar effects by using FPGA implementation, in lieu of DSP cores or analog components,
to perform digital signal processing intended for alteration of guitar audio signals. The audio
processing of the multiple effects were developed on a Zedboard incorporated with a Xilinx
Zynq®-7000 SOC which utilizes programmable logic fabric as well as dual ARM-A9 proces-
sors. The different guitar effects were derived from custom IP blocks written in a mixtures of
Verilog and VHDL in the programmable logic (PL) are controlled with rotary potentiometers
and switches on custom guitar effect pedals that connect to the processor system (PS) via an
I2C bus. The overall design serves to offer an alternative solution to traditional guitar ped-
als which perform the signal processing with lower latency while eliminating numerous patch
cables, power cables, and overall costly pedals.
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Chapter 1
Introduction
1.1 Intentions of this Project
This project serves to discuss and build upon numerous aspects of electrical engineering re-
lated to audio signal processing by building a platform to perform various guitar effects digi-
tally with FPGA implementation. The following aspects of the project can be broken into the
following general skills and focus areas:
• Embedded programming of microcontrollers / processors / peripheries
• HDL programming of FPGA fabric
• Serial communication protocols
• AXI Interconnects (FPGA to processor communication)
• Algorithm development
1.2 Previous Work 2
1.2 Previous Work
The main inspiration for this work comes from a senior design project from the University
of Tel Aviv [10]. The group developed an audio signal processing platform on the Zedboard
evaluation board. The evaluation board is used to sample the incoming audio signal with a
codec (coder-decoder), passes the audio from the processor to the FPGA fabric, apply digital
processing algorithms in the FPGA, passes the modified signal from the fabric to the processor,
routes the signal from the processor back to the codec, and finally passes the data to the output
jack. The group created the platform with the intent of having a user interface of buttons
and switches on the Zedboard that allowed the guitar player to chose between specific preset




• Octaver - an experimental mixture of tremolo and octave
The project was successful in completing the audio processing loop described above and
demonstrating the four aforementioned guitar effects. However, there were two main design
features native to guitar pedals that were not included in the project. The first is the tunability
that is common with a guitar effect pedal where a user can alter the effect with potentiometers
and switches rather than having only preset effects to chose from. The second is that the Tel
Aviv user interface consisted of buttons and switches on the Zedboard where traditional guitar
pedals are foot controlled. These two design limitations were noted in their paper as a limita-
tion in time did not allow for the further development of the additional hardware and software.
This paper seeks to build upon these two design limitations by creating tunable algorithms
1.3 Organization 3
and a user interface that is foot controlled, more traditional to a guitar pedal that is not me-
chanically connected to the evaluation board. The user interface will consist of a circuit board
that takes user inputs in the form of switches and potentiometers. The tunable guitar effect
algorithms will take in one to four user inputs from the pedal user interface and change the
audio algorithm based upon the input parameters. These proposed modifications will involve
developing new algorithms as the previous algorithms do not support the tunability function
as well as developing additional algorithms for implementing more effects. This will also in-
volve developing additional software for reading the user inputs on the foot pedals as well as
communicating the data into the FPGA for tuning the algorithms.
1.3 Organization
Chapter 2 will discuss the history of guitar effects and how the rise of digital signal processing
(DSP) has come to be an accepted standard in guitar effect pedals. Chapter 3 will outline the
architecture of the Xilinx Zynq 7020 system on a chip (SoC) being used to implement the
DSP as well as the Texas Instruments MSP430FR2355 which takes the user inputs from the
guitar pedal effects and pushes the values to the SoC to control the DSP algorithms. Chapter
4 will cover the DSP algorithms that pertain to overdrive and distortion. Chapter 5 will cover
delay, chorus, and tremolo effects which have a time varying component. Chapter 6 will
cover equalizer and noise gate effects which apply attenuation. Chapter 7 will discuss effect
hardware verification as well as system performance. Chapter 8 will discuss improvements
that could be made to the project and overall conclusions.
Chapter 2
Synopsis of guitars and pedal effects
2.1 Electric Guitars
The rise of the electric guitar comes a century following the advent of the first acoustic guitar.
C.F. Martin of Martin Guitars is credited with creating some of the first modern acoustic gui-
tars in 1833. The first acoustic guitar designs take influence from C.F. Martin’s previous design
of mandolins but is targeted more towards American interests [11]. The design of the acoustic
guitar changed drastically over the next century as size and shape was adapted to improve per-
formance and overall volume as seen in Figure 2.1. At the end of the 19th century, musicians
started to take note that musical venue size continued to grow requiring louder instruments;
however, the acoustic guitar alone could not meet this demand [12]. A new instrument would
have to be created in order to meet the needs of musicians looking to broadcast their music at
louder levels.
The first modern electric guitar came about in the late 1920s leveraging the audio ampli-
fication of steel strings which was found in the late 19th century. Alan Rickenbacker created
created a guitar pick up using electromagnetics and steel strings for a lap-steel electric gui-
2.2 Rise of Digital Signal Processing for guitars 5
Figure 2.1: Timeline of the acoustic guitar [1]
tar. Many designers created solid body guitars through the 1930s to the 1940s, most notably
The Slinger company producing Spanish style solid body electric guitars [13, 14]. Leo Fender
created the first commercially successful solid body guitar first known as the Esquire in 1949
which was later renamed the iconic Fender Telecaster [15].
The sound of the guitar, known as the voicing, is quite specific to the wood and the pickup
used in guitar. Many individuals sought to create their own guitar voicing, often in the form
of guitar amp and speaker selection with select distortion. The first deliberate signal distortion
used in music came from Johnny Burnette’s Rock n Roll Trio in 1959 using a Fuzz guitar pedal
made by Mike Piera [16]. Once distortion based effects started coming to market, many more
commercial analog based effects started to be created like analog delay, tremolo, and reverb.
2.2 Rise of Digital Signal Processing for guitars
The advent of digital signal processing revolutionized the audio industry. Pedal effects were
able to change the voicing of the electric guitar but not always as consistently as analog ped-
als could vary drastically due to the use of component tolerance. Digital pedals offered the
ability to have more consistent voicing and tone since all processing is done in the digital
domain rather than the analog domain [17, 18] . Digital guitar pedals start by sampling the
incoming guitar signal with and analog to digital converter (ADC) and quantizing the signal
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into audio range bins, common ranges include 16 and 24 bit levels. The digital signal pro-
cessing algorithm that mimics the analog pedal effect is performed on the quantized signal.
The digital signal is then converted back to the analog domain using a digital to analog con-
verter (DAC) [19]. Many common analog pedals found themselves being replaced by smaller,
cheaper, and more power efficient digital alternatives at the sacrifice of no longer having a
purely analog signal chain which some guitar purists seek. Analog tube amplifier and BJT
based overdrive and distortion circuits were soon replaced by symmetric and asymmetric clip-
ping digital algorithms. Analog delay based effects using bucket-brigade devices, effectively
cascaded capacitors, were replaced by digital memory. Analog reverb pedals that utilized a
spring were replaced by cascaded all-pass filters[20]. As microcontrollers, microprocessors,
and digital signal processors became cheaper to manufacture and easier to program, more gui-
tar companies started to manufacture digital based guitar pedals [21].
Chapter 3
SoC and Embedded Systems Architecture
3.1 Hardware Overview
The Xilinx Zynq 70XX series is a System On a Chip (SoC) that combines the benefits of up
to two ARM Cortex-A9 processors and a 28nm Xilinx Artix-7 FPGA into a single chip [22].
This combination yields a chip that is able to perform hardware processing on an FPGA with
the embedded needs of a MCU/MPU for periphery interface. This chip will be utilized on
the Digilent Zedboard evaluation board which has a Xilinx Zynq 7020 (XC7Z020-CLG484-
1). This evaluation module also contains an Analog Devices 24 bit audio codec (ADAU1761)
which is routed into the processor side of the SoC. The codec audio input and output are routed
off the board using 3.5mm jacks which will be used to taking in the guitar signal and outputting
the modified signal. LEDs are also used through the design for status/ debugging to show the
user when the evaluation board recognizes that a guitar effect is active. The block diagram of
all peripheries contained on the Zedboard evaluation board is found in Figure 3.1.
The audio processing is desired to be done in the reconfigurable hardware of the FPGA,
therefore the audio data will need to be moved from the processor into the fabric via an AXI
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Figure 3.1: Zedboard Block Diagram [2]
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bus. The codec communicates with one processor core of the SoC over I2S. An I2C channel
will be used to initialize the codec. The MSP430s will emulate a guitar pedal and convert
user inputs to the PS over I2C communication which will be used to alter the guitar effect
algorithms. These inputs will be passed from the second processor core to the FPGA fabric
using an AXI bus. The communication buses used to pass data back and forth between the
aforementioned blocks can be found in Figure 3.2.
Figure 3.2: Zynq 7020 Block diagram
3.2 AXI Interconnect for PL-PS Connections
An advantage for using a SoC for this project is that the FPGA fabric in the PL and the ARM
cores in the PS allows for complex design of systems with minimal delay while passing data
between the PS-PL. This results in less board space wasted in PCB layout as well as demand-
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ing less passive components and voltage regulators compared to if the PL and PS ICs were
independent. In order to pass data between the PS and PL a standard communication protocol
is utilized. Xilinx SoCs takes advantage of Advanced eXtensible Interface (AXI) in order to
communicate between the PS and the PL [23]. This protocol is a Master-Slave style handshak-
ing that is able to write to and read from preallocated memory portions of the PL and PS. This
means that when data is stored in one space in memory of the PS, it can be transferred over an
AXI bus into a bitstream, register, or block ram of the PL. Conversely, it can also mean that a
bitstream, resister or block ram set of data in the PL can be pushed into the PS. Various free
IP exists in the Xilinx developmental environment that utilizes the AXI protocol for PS-PL
interaction.
This project takes use of the AXI protocol in three places: guitar audio in, algorithm pa-
rameters, and processed audio out. The guitar audio in uses AXI to move the incoming guitar
audio sampled by the codec into the PL to be processed. The algorithm parameters come from
the guitar pedal potentiometers on the MSP430 and are pushed from the PS into the PL to
modify the audio signal processing algorithms. The processed audio out uses the AXI proto-
col to take the processed audio from the PL and move the data in the PS so the data can be sent
back to the audio codec over the I2S interface. As part of the Zynq Book and the work done at
the university of Tel Aviv, the guitar audio in and proceeded audio out AXI buses were already
created, made open source, and well documented so they were used in this project[10, 24].
The algorithm parameter AXI was developed for this project specifically and follows a similar
implementation to the guitar audio in AXI bus previously mentioned. The AXI busses are
called in the block diagram tool in Vivado to be instantiated.
The work performed by [10, 24] was hierarchically grouped in the PL to demonstrate the
work was being leverage by this project to speed up development time and not take credit for
work previously performed as can be seen in Figure 3.3.
3.2 AXI Interconnect for PL-PS Connections 11
Figure 3.3: Audio Processing AXI protocol IP
The algorithm parameter AXI was developed and packaged as IP and implemented in the
PL in a similar manner to the previous AXI bus but was instead placed into the PL processing
hierarchy with the DSP elements in order to clean up the block diagram. The algorithm pa-
rameter AXI was listed as the “I2C_ADC_data_transfer_x”. Each guitar pedal potentiometer
value is routed into the PS and then routed into the PL by the AXI bus. The address of the
guitar pedal as well as the ADC values are pushed into the PL along with a data ready line to
the processing blocks can update algorithm parameters. The AXI bus uses 32 bit wide register
values in order to transfer the data. The memory allocation required by the AXI is minimal in
the case of moving the algorithm parameters into the PL where X’s in the memory table serve
as don’t cares and checks serve as utilized.
3.3 Zynq Processing System (PS) 12
Table 3.1: I2C_ADC_data_transfer memory allocation
Reg Name 31:24 23:16 16:8 7:1 0 Base Offset
ADDR_TO_PL X X X   0x0000000000
ADC1_TO_PL X X X   0x0100000000
ADC2_TO_PL X X X   0x0200000000
ADC3_TO_PL X X X   0x0300000000
ADC4_TO_PL X X X   0x0400000000
DataMoveEnable X X X X  0x0500000000
3.3 Zynq Processing System (PS)
This design uses a multi-core processor with Core 0 dealing exclusively with the audio codec
and sampling the incoming audio signal as well as outputting the processed signal and Core 1
dealing exclusively with the MSP430 I2C communication bus for gathering algorithm parame-
ter data. While the complexity of the processor portion of the design is overall quite small and
could easily be built on a single processor core, a dual core design approach was take in order
to learn more about the architecture of the Zynq. This design choice also minimized time spent
developing timing/interrupt state machines for switching between the different communication
buses as each core ran hardware independent of the other. The dual core approach also allowed
the flexibility to run specific core tasks independently for debugging purposes early on in the
design cycle.
3.3.1 Core 0: Audio Codec
The audio codec used on the Digilent Zedboard is a 24 bit stereo Analog Devices ADAU1761
shown in Figure 3.4. The codec contains onboard DSP cores running Analog Devices Sig-
maDSP support as well as A/D and D/A filtering. However, the codec will not be used to
perform and audio processing as that will all be computed in the FPGA. Therefore the codec
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is only being used to sample the incoming mono-channel guitar signal on the ADC and then
output the modified audio from the guitar effect chain from the DAC. The codec is set up to
record in stereo 48kHz sampling. A guitar generates a mono-channel signal therefore the au-
dio signal is transferred into the codec on only the left channel on the input line. Likewise, the
output signal from the guitar effects chain is mono-channel therefore the DAC is converting in
a stereo fashion but a signal will only appear on the left channel as is convention for running a
single channel through a stereo connection.
Figure 3.4: Audio codec chip diagram [3]
As mentioned before, this project builds upon the work of [10] who leverages the work
performed by [24] in the Zynq Book. The majority of the work performed in setting up the
audio codec goes to the two aforementioned groups as they developed the I2C interface to
set up the codec, the I2S communication with the PS of the Zynq, and the AXI interfaces
to pass the audio data between the PS and the PL with the flowchart shown in Figure 3.5.
The only modification to the open source code was applying a gain to the output signal at the
codec through an I2C configuration register while the I2S communication protocol and AXI
interfaces went unmodified.
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Figure 3.5: Zynq Core 0 Flowchart
3.3.2 Core 1: MSP430 Guitar Pedals
The MSP430 is a Texas Instruments microcontroller that is used as a interface between the
user and the algorithm parameters that are tunable in the audio signal processing algorithms.
In lieu of designing a custom PCB for the physical guitar pedals, an MSP430 evaluation
board was used to save time of development and cost. Each MSP430 evaluation board (MSP-
EXP430FR2355) contains a MSP430FR2355 MCU running a core clock of 24MHz, 32KB of
ferroelectric RAM, and 32KB on chip memory [4]. All of the code utilized by the MSP430
was written in C using the Texas Instruments Code Composer Studio 8.3.0. The MCU is bro-
ken out on the evaluation board to 44 GPIO. Each evaluation board is given a unique I2C
address which corresponds to a specific guitar effect algorithm in the FPGA. The MSP430 is
set up as a slave in I2C communication and records values from an ON/OFF switch and one
to four potentiometers. An internal 12 bit ADC in the MSP430 converts the analog voltages
coming from the wiper of the potentiometers to a 12 bit digital value. The lowest 4 bits of the
data are truncated to make the resulting digital value 8 bits for easier communication and data
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storage. While this cuts down the resolution of the ADC, the trade off can be accepted as this
still give 256 options within the 270 degrees of rotation that the potentiometers can spin, thus
approximately each degree of the potentiometer corresponds to a change in the input signal.
Shortening the data to eight bits also allows the data to be more easily communicated over I2C
as the I2C standard data protocol sends 8 bits of data and one stop bit per each cycle.
Figure 3.6: MSP430 Flowchart
Figure 3.6 serves to show the operating sequence from power up to communication with
the ZedBoard. When the MSP430 powers on, four GPIO pins shown in Figure 3.7, are used
to set the I2C address of the specific board with jumpers. If an address GPIO pin is pulled up
with a jumper then a corresponding bit position is added as an offset to the I2C address base
which is 0x40 (hex). Concatenating the adders pins into a 4 bit value [P6.3, P6.2, P6.1, P6.0]
and adding the hex value from this process to the base address gives an address range of 0x40
to 0x4F for sixteen pedal options.
After the I2C address is set with the GPIO headers, the I2C hardware within the MSP430
is initialized. The I2C is set in interrupt driven mode. After each I2C read command has been
issued to the MSP430 and completed, the read buffer is updated. If the effect is turned on
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Figure 3.7: MSP430 Graphical Pinout [4]
by means of the SPST ON/OFF switch, each ADC input corresponding to a potentiometer is
sampled. Each potentiometer value is updated in the I2C read buffer and sent on the next I2C
read command. If the pedal is turned off, the read buffer is sent as all zeros. By sending all
zeros for an off state, the pedal status is able to be encoded and later read in the PL as an off
state instead of sending an additional data byte signifying an active state. The incoming I2C
data is parsed out in the PS as shown in Figure 3.8 and written to the AXI bus that pushes the
data to the PL to alter the audio effect algorithms.
The MSP430 is housed in a custom enclosure designed specifically to fit the mounting
holes in the MSP430 evaluation board. The enclosure, shown in Figure 3.9, was designed in
Solidworks 2019 and 3D printed for rapid prototyping. Based upon parameters needed for the
audio processing algorithms, it was decided early on that the most parameters a guitar pedal
would need would be three. Therefore the enclosure was designed to have a SPST switch with
LED indicator for turning on the guitar pedal and three potentiometers to modify the algorithm.
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Figure 3.8: Zynq Core 1 Flowchart
Figure 3.9: Guitar Pedal Enclosure
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3.4 Programmable Logic (PL)
The main design artifacts of this project reside within the PL of the Zynq SoC. Vivado 2018.2
was used to develop the IP and block diagram that the project leverages. The hierarchical
approach demonstrated in Figure 3.10 was used for designing the block diagram to group
similar objects.
Figure 3.10: PL main block diagram
The ZYNQ SYS references the Zynq processor system which is used to set up the core and
reset of the FPGA on the PL. The PS_PL_Conversion houses the IP mentioned in the previous
sections that was provided as open source code to move input and output audio data. The last
IP block, seen in Figure 3.11, houses the largest portion of code which is used to perform the
audio signal processing: cwb_PL_processing.
The I2C_ADC_data_transfer AXI bus pushes the guitar pedal potentiometer data into the
PL from the PS. The AXI data bus comes in 32 bit depth as well as 64 bit depth, however this
project leverages the 32 bit depth version. This leads to additional and unneeded zero padding
on all of the data coming into the FPGA and therefore can be removed prior to processing in
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Figure 3.11: cwb_PL_processing hierarchy block diagram
order to improve efficiency and reduce unneeded resources. The zero padding on the data is
removed using integrated IP called slicers in the DataSlicer block. The ADC data was sliced
to the checked values as mentioned in Table 3.1 and the incoming audio signal from the guitar
was sliced to to the lowest 24 bits as an 8 bit left zero pad was utilized to send the data over
the AXI bus. The audio signal is then processed according to the enabled algorithms in the
cwb_DSP_effects block shown in Figure 3.12.
The last stage of the signal processing is to place a left zero pad of 8 bits on the processed
audio signal so it can be sent back over the AXI bus into the PS and then back to the audio
codec. Diving further into the cwb_DSP_effects block reveals the algorithms and their corre-
sponding IP that are being implemented for the project. The algorithms that are being used in
this project include amplitude vary, time varying and non-linear signal processing effects. A
chapter is dedicated to each of these types of algorithm and each guitar effect implemented is
explored in further detail. A standard approach to guitar pedal effect layout represented by Fig-
ure 3.13 was utilized in order to minimize unwanted signal chain distortion. This ordering can
easily be modified in the FPGA fabric and resynthesized at any point in order to experiment
with different tonalities.
Within each of the guitar effects, there is a control block block that takes in the parsed I2C
data to update the algorithm parameters shown in Figure 3.14. The system works as there is
I2C data being stream into all the guitar effects. The control loop processes if the streamed
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Figure 3.12: cwb_DSP_effects block diagram
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Figure 3.13: Guitar Effects signal chain
parameters apply to that specific algorithm. When the data is valid and the address of the guitar
pedal matches the address of the algorithm block, register values within the algorithm block
are updated and these parameters are referenced in the tuning parameters within the algorithm.




Gain is an effect that is common in rock, metal and country where the guitar signal is desired
to be much larger going into the amplifier. The driven signal can cause the amplifier circuit in
the guitar amplifier to become saturated causing desirable distortion of the signal. Gain can be
found incorporated in a guitar amplifier or found as a stand alone guitar pedal. In the scope of
this project, a gain pedal algorithm was developed that took the input signal and amplified the
signal. This effect differs from that of a standard pre-amp pedal due to there being no tone or
equalization options as these option will later be incorporated into another guitar pedal for this
project. The only input into the effect is a gain parameter that is controlled to a potentiometer
on the guitar pedal as shown in Figure 4.1.
The gain term serves to boost a weak signal coming from the guitar or boost a guitar with
lower pick-up output like a vintage Fender with a signal coil set up. The amount of gain that
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Figure 4.1: Gain effect block diagram
is used to increase the input signal is related to the output as:
y[n] = x[n]∗Gain1 (4.1)
The gain that is being implemented through multiplication of the incoming signal by a
fixed value across the entire input range. The parameter is set as a fixed-point Q4.4 giving it a
least significant bit resolution of 1/16 and a total range of 0 to 15.9375 which corresponds to a
input of 0x00 to 0xFF. The gain algorithm in Figure 4.2 is simple to implement in fixed point
arithmetic.
A simple test bench was generated to show that the input signal coming into the gain block
was increased by the proper parameter amount depending on the gain input. Two different
cases were demonstrated with the same input signal and varying the gain parameter from a
low input to a high input. The output of the gain algorithm was fixed in the simulation to show
the output in the range of -45000 to 450000. In the first test case shown in Figure 4.3, a gain
of 15 was applied to the input signal with a peak to peak amplitude of 30000 which resulted
in an output signal with a peak to peak amplitude of 450000. The last test case in Figure 4.4
featured the same input signal with a gain value of 1 which confirmed that a signal would pass
through the gain block without any modification.
The high gain and low gain simulation result show that the gain effect block operates as
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Figure 4.2: Gain effect algorithm
Figure 4.3: Gain effect with high gain input 0xF0 corresponding to a gain of 15
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Figure 4.4: Gain effect with low gain input 0x10 corresponding to a gain of 1
intended. After experimental testing, it was found that the gain pedal with a Q4.4 format
over-saturated the amplifier too much so the gain block was dialed back to a Q2.6 format.
4.2 Overdrive Effect
The overdrive effect as mentioned earlier is an effect of a signal being driven over a given
threshold whether that be the headroom of tube amps or an electronic limiter. When a signal is
driven beyond this threshold, two common clipping instances can occur: hard and soft clipping
[25]. Soft clipping occurs when the input signal is greater than a specified threshold and the
resulting signal which is greater than the threshold is compressed at the top end such that
the peaks above the threshold are lowered to below the threshold. Hard clipping utilizes a
different approach in that any input values that exceed the threshold limit cause the output
of the signal to be equal to the threshold limit value. Hard clipping results in more distinct
cutoffs than soft clipping and therefore adds more harmonics to the output signal resulting in a
darker and harsher sound [26]. The visual difference between hard clipping and soft clipping
is represented in Figure 4.5
In this project, a hard clipping overdrive pedal is featured due to the simplicity and minimal
utilization of resources on the FPGA where a soft clipping algorithm would have used more
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Figure 4.5: Example of hard and soft clipping for an audio signal [5]
DSP resources to account for the gain smoothing when the input signal crosses the threshold
limit. The hard clipping circuit shown in Figure 4.6 will take in the audio signal and apply
some amount of gain to the signal. A comparator is used to compare the threshold limit to the
output of the boosted signal. If the boosted signal is still below the threshold, the comparator
will output the boosted audio signal as the audio output. If the boosted audio signal is above
the threshold limit, the comparator will output the value of the threshold limit as the audio
output. This will cause a hard distortion sound due as well as add in odd harmonics relative to
the main frequency components of the input signal. [27]. The block diagram describing this
process can be found below.
Figure 4.6: Hard clipping block diagram
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For a positive signed input x[n] into the overdrive effect, the output is:
y[n] =

T hreshold x[n]∗Gain ≥ T hreshold
x[n]∗Gain x[n]∗Gain < T hreshold
(4.2)
For a negative signed input x[n] into the overdrive effect, the output is:
y[n] =

x[n]∗Gain x[n]∗Gain >−T hreshold
−T hreshold x[n]∗Gain ≤−T hreshold
(4.3)
The algorithm which is implemented in order to create the overdrive effect, shown in Figure
4.7, is no more than an ’if-else’ statement used to implement the hard clipping portion of the
circuit.
The overdrive effect was written in Verilog and an associated test bench was written to
validate the correct output of the hard clipping overdrive algorithm. The simulation varied
only the gain parameter as the gain circuit was already verified isolating any resulting error to
the threshold parameter. The overdrive threshold was held constant as a gain of 8 was applied
in the first half of the simulation and a gain of 1 was applied in the latter half.
The high gain and low gain simulation result shown in Figure 4.8 verifies that the overdrive
effect block operates as intended. When the gain was set higher in the first instance, the
output waveform was noticeably clipped whereas the lower gain test shows that the boosted
signal amplitude less than the threshold was passed without clipping. This verified the desired
performance of the overdrive circuit. After experimental testing it was found that similar to the
gain pedal, the Q4.4 gain stage was too much for the amplifier to handle and the gain parameter
was adjusted to a Q2.6 format as well.
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Figure 4.7: Overdrive hard clipping algorithm
Figure 4.8: Overdrive test bench results
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4.3 Distortion Effect
Distortion functions are similar to the overdrive in that the resulting signal is modified with
respect to some given amplitude threshold. However, the distortion acts over a wider range of
thresholds whereas overdrive is often a singular threshold. There are many different forms of
distortion effects that are non-linear targeted for guitar such as cubic distortion, arc-tan distor-
tion and absolute value. These algorithms lend themselves well to floating point arithmetic but
are impractical to implement on an FPGA due to resource utilization as well as the restricting
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3 x ≥ 1
(4.5)
y = tan−1(x) (4.6)
Another common method to create a digital distortion effect for electric guitar is to use
a large lookup table and compare the incoming audio signal to the look up table. The audio
signal will inevitably fall in between two different audio range bins. The signal will then be
quantized to either of the two closest range bins depending on the encoding scheme. This
method is well suited to FPGAs that have large look up table capabilities but being able to be
adjusted is not always a parameter that can be tuned to various ranges like an analog distortion
pedal [30]. In order to accommodate the tunability requirement associated with this project,
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a scalable quantization strategy was utilized. The algorithm seeks to have two main tunable
parameters: level and distortion.
The level parameter sets the upper limit on the input signal similar to that of the hard
clipping overdrive circuit. This results in any signal that is greater than or equal to the level is
quantized to the value of the level input. The distortion parameter works in conjuncture with
the audio range bins to determine the spacing between the range bins. The algorithm uses 40
positive and 40 negative audio range bins for quantization. Through empirical testing its was
found that 80 audio range bins provided sufficient distortion without sacrificing too much tone.
The algorithm was first developed in MATLAB using a summation of sine waves at different
frequencies for the input signal. Distortion range bins were calculated relative to the maximum
threshold parameter and the distortion parameter.
Figure 4.9: Quantization Distortion Effect in MATALB simulation - Small Quantization Re-
gions
In the case where little distortion is applied, the range bin spacing is relatively small in Fig-
ure 4.9 when compared to the the large distortion parameter that was used in Figure 4.10 where
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Figure 4.10: Quantization Distortion Effect in MATALB simulation - Large Quantization Re-
gions
the audio range bin spacing is much larger. The audio range bins are calculated and expanded
from the value of the level value instead of from zero. This effect can be demonstrated by the
MATLAB simulations as well noting that in the case of small distortion values, distortion of
the signal occurs greater than |2.75 ∗ 105|. In the case of the large distortion value, it can be
seen that the range bin spacing is much greater and there is more quantization occurring for
values greater than |.25 ∗ 105|. This is due to a combination of setting the quantizing bin pri-
ority from the level value instead of zero as well as allowing the range bins to change spacing
relative to the level as seen in Figure 4.11.
When porting the MATLAB code to Verilog the scaling parameter that calculated the audio
range bin spacing had to be converted from a floating point division to a fixed point multipli-
cation. This was achieved by first using the two input parameters that controlled the level and
distortion spacing parameter. The two parameters are 8 bit Q8.0. Combining this audio range
bin calculation paired with the 80 total range bins offered the most audibly pleasing tone. A
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Figure 4.11: Distortion quantization audio range bin configuration: Zero based large bins (left)
Level based large bins (center) Level based small bins (right)
portion of the positive and negative comparator style distortion algorithm is represented in
Figure 4.12
A test bench was created to ensure proper operation of the distortion algorithm. Three
test cases were verified with the test bench by varying the threshold and distortion coefficient
inputs. The first case has a high threshold and a small distortion coefficient. The second case
has a low threshold and a small distortion coefficient. The third case has a low threshold and a
large distortion coefficient.
In the first case of Figure 4.13 it can be seen that the high threshold limit coupled with
the small distortion ranges creates little if any distortion. When the distortion input was held
constant and the level threshold was lowered in the second case, it can easily be seen that
the input signal is clipped and other small amounts of quantization take place in the local
area around the clipping. In the last case, large amounts of distortion can be seen in the
clipped region as well as in the previously clean signal in case two as the distortion coefficient
was increased and the level threshold was held constant. The three cases together serve to
demonstrate that the distortion algorithm is properly functioning as designed.
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Figure 4.12: Distortion effect quantization process: Positive value quantization (top) and neg-
ative value quantization (bottom)




Delay is an time based effect that buffers an incoming signal and after a fixed amount of time,
passes the circularly buffered signal to the output. This effect can give the appearance of
multiple notes being played and add complexity to a song when in actuality the added notes
are delayed repetitions of the input signal. There are two main options in terms of delay
effects for guitar: infinite repetition or a finite amount of repetitions as can be seen in Figure
5.1. The infinite repetition consists of using an infinite impulse response (IIR) style design
which circularly buffers a sum of delayed variants. The finite repetition consists of using a
corresponding number of delay banks in a finite impulse response (FIR) implementation. In
this project, a single repetition FIR delay effect is used as well as an IIR delay effect.
The effect utilizes three parameters that modify the delay algorithm: Dry/Wet, Delay, and
IIR/FIR. The Dry/Wet is used to control the gain of the data being circularly buffered where
G takes values from 0 to .99 to ensure stability. The delay parameter is used to index the
maximum indexing value allowed in the circular buffer where M represents the number of
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Figure 5.1: Delay Block Diagram
delay units. The IIR/FIR parameter is used to switch between the IIR and FIR guitar effect.
The circuit output equation can be mathematically represented as:
y[n] =

x[n]+G∗ x[n−M] IIR/FIR = 0
x[n]+G∗ y[n−M] IIR/FIR = 1
(5.1)
This effect can also be represented more commonly in terms of a difference equations as
well as a Z transform which is evident from the block diagram where the FIR delay effect is
represented as:
Y (z) = X(z)+G∗ z−M ∗X(z) (5.2)
Y (z) = X(z)∗ (1+G∗ z−M) (5.3)
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H(z) = (1+G∗ z−M) (5.4)
and the IIR delay effect is represented as:
Y (z)−G∗ z−M ∗Y (z) = X(z) (5.5)





In order to buffer the data, a dual port block RAM (BRAM) IP element was used. Using
the Vivado IP tool, the BRAM was created as opposed to using inference or instantiation. The
BRAM was designed with 24 bit width and 16 bit depth in order to account for circularly
buffering the input audio signal for up to 65356 samples which at the clock rate of approxi-
mately 50kHz would allow for more than 1.3 seconds of total delay capability. The algorithm
was then written calling the BRAM generated IP. The indexing signals were created using a
simple counter scheme and offset using between the read and write pointers on initialization.
If the pedal is active the pedal will actively read out the BRAM data and output the modified
audio signal. When the pedal is turned off, a value of zero will be written into the BRAM in
order to eliminate previous data. This will eliminate the chance of turning on the delay effect
with previous data coming through even after being turned off. The implementation of the
BRAM and delay algortihm are demonstrated in Figure 5.2.
The algorithm was simulated with a test bench for the FIR and the IIR input cases to
demonstrate performance capabilities. Figure 5.3 demonstrates in the first half of the simula-
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Figure 5.2: Delay effect algorithm
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tion window the FIR delay and the second half of the simulation window the IIR delay.
Figure 5.3: Delay effect simulation
5.2 Chorus Effect
Chorus is similar to the delay effect in that it takes input data and buffers an amount of time
before adding time delayed version of the input signal to the output channel. The delay effect
implements a fixed amount of delay time whereas the chorus effect varies the amount of time
delay applied to the input signal [31]. This can be easily viewed in Figure 5.4 as a delay
pedal will have a fixed delay unit of z−M where the chorus effect with have a varying delay
unit of z−(M+R) where R is a range of values. Typical values for(M +R) fall in the range of
10 to 25 milliseconds and will give the effect of multiple instruments playing in near unison
rate however off just slightly enough to be audible; thus, leading to an output that sounds like
a chorus of instruments [32]. There are two major parameters used in controlling the chorus
effect: the rate and the depth. The rate is the R parameter aforementioned and will set the upper
bound of the low-frequency oscillator (LO) used for referencing the delayed output. The depth
parameter G will control the attenuation of the delayed signal going into the block ram.
The LO used in order to read varying values in the circular buffer can often be designed
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Figure 5.4: Chorus effect block diagram
as a triangular wave or a sine wave, for this project a triangular wave was easily developed
using a count up/down architecture [33]. Further design consideration was taken in order to
properly read out the values from memory without introducing too much unwanted distortion.
Elegant methods to provide seamless transition between sample values range from develop-
ing a poly-phase filter or a fractional delay line leveraging Farrow polynomial filter structures
[34]. These designs, while elegant, are relatively more complex to implement and can quickly
use up resources much faster than a simple approach of nearest neighbor interpolation shown
in Figure 5.5 which can be resource minimal and quick to implement [35]. Empirical testing
found that an interpolation by a factor of L=8 to reconstruct a value between two signals pro-
vided ample fidelity in the desired operating range of the chorus pedal. At higher frequencies,
an interpolation factor of 16 could be used for fractional sample reconstruction pending less
resource utilization. In order to implement the nearest neighbor interpolation scheme, a tapped
delay line of 128 samples were fed into an interpolation stage with a factor of 8. The LO works
in an up/down counter mode and the value of the counter determines the position within the
pseudo-fractional delay line where to take the data.
The interpolation by a factor of 8 on a delay line of 128 points gate a total of 1024 values
for the LFO to operate through in order to give the chorus voicing as many options as possible
extending into the operating ranges of flangers and echos without any feedback components.
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Figure 5.5: Nearest Neighbor Interpolation L=8 Reconstruction Algorithm
As it would be tedious to continually write this algorithm out by hand and HDL for loops
are messy for implementation, a scripting format was taken to generate the vectors presented.
The formula takes in the interpolation factor and the number of delay taps desired and creates
the interpolation vectors above which reduce time needed to create the vectors by hand. This
makes scaling up the tapped delay line or the interpolation factor for reconstruction trivial. The
only limitation one the scripting method is that it does not approximate the resource utilization
of the FPGA therefore it can be easy to design the simple nearest neighbor interpolation but it
may use too many resources to fit in the FPGA with the other effects. After designing the cho-
rus effect with the aforementioned 128 taps and interpolation factor of L=8, the overall system
resource utilization was higher than that of a Farrow or poly-phase filter but the development
time was much quicker. The chorus pedal was simulated for long and short delays as well as
long and short LFO frequencies as shown in Figure 5.6. In the first half of the simulation win-
dow, a short delay with a relatively quick LFO frequency was used and a longer delay with a
slower LFO frequency and some attenuation in the second half of the simulation window. The
periodic repetition in the first half of the simulation shows the LFO delay properly activating.
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Figure 5.6: Chorus Effect Simulation
5.3 Tremolo Effect
Tremolo is a modulation effect that utilizes amplitude modulation (AM), viasualized in Figure
5.7, to modulate the incoming audio signal. In communications systems, AM modulation
utilizes a high carrier frequency for modulation to move the baseband signal to a bandpass
signal. In the case of the tremolo, the modulating signal frequency is less than the input audio
signal frequency, often in a range of 1Hz to 50 Hz.
The effect has two main parameters: tremolo frequency and waveshape as seen in Figure
5.8. The tremolo frequency is responsible for setting the clock rate that will be used to create
the modulating signal. The clock generated from the tremolo frequency parameter drives an
up-down style counter that creates a sawtooth waveform. The sawtooth waveform can be
modified according to the waveshape input parameter. The shaping parameter can leave the
sawtooth waveform shape unmodified or modify the sawtooth signal’s shape towards that of a
rectangular pulse.
The waveshape was first developed in MATLAB by creating a sawtooth waveform shape
that would be created from an up-down counter [27]. This sawtooth waveform is easy to
implement in hardware as it is the result from an incremental counter/timer within hardware
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Figure 5.7: Example of tremolo AM [6]
Figure 5.8: Tremolo block diagram
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and requires minimal additional resources. A sinusoidal waveform could have been created
but would have used many more resources than the sawtooth waveform selected. The up-
down counter limit was set to 255 to make calculations simple using a Q8.0. The waveshaping
process takes in the raw sawtooth waveform as an input and utilizes a comparator to assess











The waveshape parameter can take values from 0 to 255 which results in a square wave to
an unmodified triangluar wave. Various wave shape examples are demonstrated from MAT-
LAB simulations for the waveshape parameter set to 255,127, and 1 which are demonstrated
in Figure 5.9, Figure 5.10, and Figure 5.11 respectively.
Figure 5.9: Tremolo Waveshaping value in MATLAB simulations: 255
The waveshaping parameter was then multiplied to the input signal resulting in a Q32.0
value. The highest 24 were passed onto the next algorithm in the chain. A test bench as
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Figure 5.10: Tremolo Waveshaping value in MATLAB simulations: 127
Figure 5.11: Tremolo Waveshaping value in MATLAB simulations: 1
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seen in Figure 5.12 was created to test the tremolo effect with the first half of the simulation
window demonstrating a triangular waveform modulation whereas the latter half of the simu-
lation window shows the input signal being modulated by a waveform similar to the MATLAB
demonstrated waveform for an input value of 127.
Figure 5.12: Tremolo test bench simulation
Chapter 6
Attenuation Effects
6.1 Noise Gate Effect
In a high gain audio chain, small noise can be noticeably amplified by the time it reaches the
output stage. A noise gate serves to minimize the noise that passes through the effects chain by
utilizing dynamic range compression for signals below a certain threshold and allows signals
greater than the threshold to pass through as seen in Figure 6.1. When audio is able to pass
through the effect with no alteration the gate is said to be open. Conversely, when the audio is
attenuated the gate is said to be closed. The gate cannot close immediately (in only one clock
cycle) as an instantaneous drop off or rise in audio level will result in unwanted harmonics.
Therefore a scheme involving some delay aspects must be utilized in order to minimize these
harmonics from changing amplitudes instantaneously.
One delay scheme which is useful in achieving the minimal instantaneous changes is to use
what are refereed to as attack, release, and hold times demonstrated in Figure 6.2. The attack
time TA is responsible for allowing the gate to open in a specific amount of time after a signal
has been above the specified threshold. The hold time TH is responsible for keeping the gate
6.1 Noise Gate Effect 47
Figure 6.1: Noise gate response in dB [7]
open after the specified signal drops below the threshold. The release time TR is responsible
for closing the gate in a specific amount of time following the hold time.
Figure 6.2: Noise gate timing parameters [8]
These parameters are summed up to control the noise gate and determine the rejection of
unwanted audio levels. Giannoulis et al. presented a simple methodology for designing Dy-
namic range compressors [36]. MathWorks later used [36] as a reference in designing the
MATLAB “noiseGate” function [9]. The functional block diagram in Figure 6.3 was the basis
for the design of this noise gate as it met all of the tuning parameter requirements however
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it was developed in floating point arithmetic as well as using dB notation for the mathemat-
ical operations. In order to keep complexity and resource utilization down, the algorithm
was adjusted to use fixed point notation on an FPGA for mathematical operations as well as
pre-calculate certain values for the attack, release, and hold times as natural and base 10 loga-
rithmic calculations on the FPGA would have been more costly in complexity [37].
Figure 6.3: Noise gate block diagram [9]
Utilizing the block diagram for the noise gate presented, the following calculations are
drawn as well as making note the fixed point notation utilized for design. The input audio
signal, x[n], is Q24.0 signed. The signal is then branched off and the magnitude of the signal
is taken. Taking the magnitude of the purely real signal is equivalent to the absolute value
giving the value at the xa[n] node as:
xa[n] = |x[n]| (6.1)
The magnitude of the signal is then passed into the Gain Computer where the magnitude
is checked by a comparator. If the threshold is greater than the input to the gain computer then
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the output, gc[n], is zero. Otherwise the output is one. This leads to a Q1.0:





Where Tlin is equal to the threshold set by the user input. The block diagram notation
indicates that the threshold is originally in dB however for simplicity it is assumed that the
threshold input can already be linear. Once the output of gc[n] is achieved it can be passed into
the gain smoothing computer. Further care is taken in the conversion of the gain computer to
fixed point as gs[n] Q1.23 takes:
gs[n] = gs(gc[n]) =

αA ∗gs[n−1]+ (1−αA)∗gc[n] (CA > TH)&&(gc[n]≤ gs[n−1])
αR ∗gs[n−1]+ (1−αR)∗gc[n] (CR > TH)&&(gc[n]> gs[n−1])
gs[n−1] CA ≤ TH
gs[n−1] CR ≤ TH
(6.3)
Where CR and CA are the counters associated with the attack and release interval. The
constants αAand αR are a function of the 90% rise and fall times needed for smooth transition




Where FS is the associated sampling frequency with the audio 48100 Hz. The calculations
to achieve the α parameters was obtained outside of the FPGA as rise, fall, and hold times are
not easily calculated on the FPGA. Therefore the calculations were performed off chip. The
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values were also converted to a known fixed point form to make more efficient calculations of
the FPGA possible.
Table 6.1: Noise gate fixed constant parameter values
Parameter TH[ms] TR[ms] TA[ms] FS[Hz]
Value .8 100 1 50,000
Table 6.2: Noise Gate calculated constant parameter values
Parameter αA (1−αA)
Decimal Value 0.957007078 0.042992922
Fixed Point Q1.23 0.11110100111111100110101 0.00001011000000011001010
Parameter αR (1−αR)
Decimal Value 0.999560652 0.000439348
Fixed Point Q1.23 0.11111111111000110011010 0.00000000000111001100101
To confirm the fixed point notation and calculations the derivation is shown below to ensure
that the proper value ranges were selected in order to keep a valid signal. Taking the first line
in the gs[n] equation and writing the fixed point notation for the terms yields:
gs[n] = (Q1.23)∗ (Q1.23)+(Q1.23)∗ (Q1.0) (6.5)
gs[n] = (Q2.47)+(Q2.23) (6.6)
Knowing that the resultants cannot be a two bit binary answer, we can shift the decimal
point to the left by one bit yielding:
gs[n] = (Q1.47)+(Q1.24) (6.7)
In order to add the two values the decimal point must be aligned and therefore a zero
6.2 Equalizer Effect 51
padding size 23 is added to the latter term:
gs[n] = (Q1.47)+(Q1.47) (6.8)
This verifies that the correct notation can be used in the algorithm and the assumed Q fixed
point notation was properly placed.Once gs[n] is calculated, it is multiplied to the original input
signal x[n] yielding the output y[n].
y[n] = x[n]∗gs[n] (6.9)
This signal chain was simulated via a test bench with a monotone signal with increasing
amplitude to test the noise compression over different ranges. The simulation in Figure 6.4
verifies that when the incoming audio signal is below the threshold for a set hold time, the
signal is attenuated in a roll off fashion as well as when the signal recovers and is greater than
the threshold.
Figure 6.4: Noise gate test bench simulation
6.2 Equalizer Effect
Guitar effects can often add unwanted signal imaging into the desired signal. These signals fall
into three broad categories depending on their frequency spectrum. A guitar that is tuned to
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standard E tuning at A440 will have a dynamic audio range from 80Hz to 1200Hz excluding
natural harmonics past 1200Hz. This broad range of frequencies is broken down into three
main sub regions: low, medium, and high frequencies. The standard music terminology calls
low frequencies bass, medium frequencies are called mids, and high frequencies are called
treble [38]. Within each of these three sub categories, musicians can break down the ranges
even further. This project scope only centers around equalizing bass, mids, and treble as
demonstrated in Figure 6.5. In some cases, a bright and crisp (mids and treble) sounding
signal can be come dark and muddied (bass) after passing through distorting effects. In cases
like this it is desirable to equalize the incoming signal before the distortion effect and drop
amplitude of the frequencies in the bass region so when the distortion effect is applied, the
overall frequency response is much flatter. Conversely, the EQ could also be used to boost the
mids and the treble in order to account for the increase in the bass response [39, 40]. Equalizers
are also used to account for issues when playing in certain environments and rooms or even to
make the voicing of the guitar sound different. An example of the latter would be to make a
humbucker pick up sound like a single coil pick up by dropping the bass and the treble while
boosting the mids.
Figure 6.5: Equalizer Block Diagram
There is no definitive acceptance for the range of values associate with bass, mids, and
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treble; however most sources give a range of values. A general guide line for most amp man-
ufactures has a bass response from 20Hz-300Hz, a mids response is typically centered around
600-700Hz, and a treble response contains 1200Hz and up. Different guitar tuning and tonali-
ties of the instrument will give varying frequency responses so the design of this effect sought
to stay close to these design criterion. This effect will use the three bands of frequencies and
generate the corresponding filters with the three user inputs corresponding to the gain applied
to the outputs from the filter banks. The gain parameters will have a Q0.8 format and then
the resulting accumulations will be summed together and result in the output of the algorithm.
MATLAB DSP tool box was used to create the necessary digital filters as well as evaluate their
performance between fixed point implementation and floating point. MATLAB filterBuilder
UI was then used to create the desired filter and create the HDL code to implement the nec-
essary filtering. The Xilinx Zynq 7020 has 220 DSP slices which limits the overall filter sizes
in addition to the performance of the filter roll off. The goal to design each of the three filters
was to keep the DSP slice count under 50 units per filter which would still leave more than
enough DSP slice resources for the other effects being implemented with less rigorous filtering
requirements. The filter taps will all use a Q12.0 fixed point format and a symmetric FIR filter
topology in order to minimize resource usage.
The low-pass filter for bass response shown in Figure 6.6 was designed to pass frequencies
with a 1db pass band ripple and a 20dB attenuation in the stop band at 600Hz. This filter
resulted in a total DSP slice utilization of 47 units and a 92 tap FIR filter. The band-pass mids
filter was designed and shown in Figure 6.7 to have a 20dB attenuation at DC and 1600Hz
with a .1dB ripple in the pass band from 600Hz to 800Hz. This filter also utilized a symmetric
FIR topology and had a DSP slice utilization of 58 units and a total of 127 taps. Lastly, the
high-pass treble filter was designed and demonstrated in Figure 6.8 to have a 20dB attenuation
in the stop band up to 800Hz and a .1dB pass band ripple above 1600Hz. The filter utilizes a
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direct for symmetric FIR filter with a DSP slice utilization of 45 units and a total of 90 taps.
All of the filter frequency responses are presented for their ideal float point representation
and their quantized response. All critical frequencies selected for the equalizer are grouped
together in Table 6.3
Table 6.3: Filter Specifications for EQ Filter








Bass LPF 0 N/A 600 N/A 1 20
Mids BPF 600 800 DC 1600 .1 20
Treble HPF 1600 N/A 800 N/A .1 20
Figure 6.6: Low-pass bass filter response
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Figure 6.7: Band-pass Mids filter response
Figure 6.8: High-pass Treble filter response
6.2 Equalizer Effect 56
Figure 6.9: Equalizer filter response
When the three filters are plotted together using the MATLAB fvtool command and shown
in Figure 6.9, it can be seen that the filters create a fairly flat frequency response in the oper-
ating frequency of the guitar.The HDL generated files from the MATLAB filter design were
then called in the equalizing algorithm. Various test cases were used to verify the filters per-
formance using a generalized input case of low, medium and high frequencies. The simulation
in Figure 6.10 verifies that the filters are able to attenuate frequencies out of their respective
pass bands as well as pass the frequencies in the desired pass bands. The simulation output
shows three test cases: only bass, only mids, and only treble.
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Each guitar effect was tested using external hardware to verify proper performance of the
design. Since low signal speeds are used for this design, an Analog Discovery 2 module (AD2)
was used which incorporates a two channel oscilloscope, waveform generator, and spectrum
analyzer all in a small form factor package. The AD2 is used to generate various signals with
the function generator which are monitored on channel one of the oscilloscope and fed into
the line in port on the Zynq evaluation board. The output of the audio processing chain is
fed out through the line out port on the Zynq evaluation board and this output is monitored
with channel two on the AD2. The first step in verifying the performance criteria of real-time
signal processing it to demonstrate that the input signal can pass through the signal chain and
make it to the output within 10ms; the latency of human hearing. Each signal created for the
simulation is documented in Appendix VI. The LFM_cwb_signal was used to test the input
latency and it was found that with no guitar effect algorithms on, the system latency of the
platform was 1.1441ms in Figure 7.1. Throughout the hardware validation presented in this
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chapter, the input signal is represented by channel one with an orange trace. The output signal
is represented on channel blue represented by the blue trace.
Figure 7.1: Guitar Effect Platform Latency
This result verifies that the test platform is capable of operating within the terminology of
real-time. Compared to the worked performed by [10], adding four additional guitar effect al-
gorithms as well as additional AXI bus latency only increased the latency by 481 microseconds
which is an acceptable delay.
7.2 Equalizer
The equalizer effect utilizes the LFM_long waveform to create multiple harmonics in a fairly
flat manner. This waveform was leveraged to test the performance of the equalizer filter to
verify the attenuation regions associated with each input case. The base line condition of the
LFM_long input and output response were measured in Figure 7.2 to find that the output signal
is roughly 2.5dB down at the output across all frequency ranges prior to the equalizer effect
being activated. Verification with the guitar effect consisted of four test cases where the tunable
input parameters take the following values.
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1. Bass Input (0xFF), Mids Input (0x00), Treble Input (0x00)
2. Base Input (0x00), Mids Input (0xFF), Treble Input (0x00)
3. Base Input (0x00), Mids Input (0x00), Treble Input (0xFF)
4. Base Input (0xFF), Mids Input (0xFF), Treble Input (0xFF)
Figure 7.2: Equalizer Spectrum - LFM_long - effect off
The first test in Figure 7.3 demonstrates the equalizer pedal for all of the input parameters
set to zero other than the bass input which was maximized. The response of the system was
measured at 600 Hz which was designed to be 20dB down. In the hardware testing it was
found that the bass response exceeded the design specification by attenuating the signal by
22.6dB at 600Hz.
The second test in Figure 7.4 demonstrates the equalizer pedal for all of the input param-
eters set to zero other than the mids input which was maximized. The filter was originally
designed to have an attenuation of 20dB at 1600Hz and around DC. It was found during the
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Figure 7.3: Equalizer Test One - Bass Response
hardware simulation that the mids response met the 1600 Hz design requirement and also met
the design requirement at 50Hz. At frequencies lower than 50Hz, the filter actually amplified
the frequencies however this does not affect the overall effect as a guitar in standard tuning
does not have any frequency components below 80 Hz. This means that the mids filtering
meets the overall design specifications in the playable range of the guitar frequency band.
The third test in Figure 7.5 demonstrates the equalizer pedal for all of the input parameters
set to zero other than the treble input which was maximized. The filter was designed to atten-
uate 20dB at frequencies lower than 800 Hz. In hardware implementation, the treble filter was
able to meet and exceed the design specification by being 25.5 dB down at 800 Hz.
The fourth and final test in Figure 7.6 for the equalizer effect was to maximize all of the
equalizer inputs and to see what the overall response of the entire system would be. The
system was originally designed to have an attenuation around 1200 Hz through designing the
overlapping stop bands of the the mids and treble parameters. This would help to roll off
higher frequency harmonics while playing in the low frequencies and attenuate high frequency
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Figure 7.4: Equalizer Test Two - Mids Response
Figure 7.5: Equalizer Test Three - Treble Response
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notes created from playing high frets on the high e string. Hardware testing validated that the
response of the equalizer with all parameters maximized resulted in a 14dB attenuation around
1200 Hz.
Figure 7.6: Equalizer Test Four - Maximum value for each input parameters
7.3 Gain
The gain pedal was tested using a sinusoidal function. The effect was verified for one test case
where the gain pedal was used attenuate the signal and another to verify the maximum boost
level achieved by the algorithm. It is noted with the effect off in Figure 7.7 that the output
signal is 3dB down at the target frequency of 100Hz.
In test one, the gain parameter was minimized to be as near zero as possible. This hardware
test resulted in demonstrating the gain block was able to achieve an overall attenuation of 38
dB when in the lowest operable position.
In the second test in Figure 7.9, the gain parameter was increased to the maximum operat-
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Figure 7.7: Gain Spectrum - Sinusoid - effect off
Figure 7.8: Gain Test One - Attenuation
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ing position. The gain block was designed to have a gain of up to four times the input signal, or
an overall gain of 12 dB. In the hardware simulation it was found that the total delta from the
input signal to the output signal was a 9 dB increase relative to the input signal. Accounting
for the 3dB attenuation of the circuit, the total overall gain of the effect is 12 dB which is the
design specification. This confirms that the gain blocks meets all of the design specifications.
Figure 7.9: Gain Test Two - Boost
7.4 Overdrive
The overdrive pedal was tested using a sinusoidal function with an amplitude of 200mV peak
to peak at 100 Hz. The overdrive circuit is designed to produce hard clipping or limiting when
the input signal exceeds a certain threshold limit. Two test cases are examined for where the
input signal is just starting to become clipped and introduce in odd harmonics. The second
test case involves boosting the signal with gain and lowering the threshold to induce more
clipping which would result in higher amplitude odd harmonics. In order to demonstrate the
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capabilities of the pedal. The gain stage in the overdrive pedal was used in order to have the
input signal and the output signal have the same power at 100 Hz; around -23 dBV.
1. Gain Input (0x56), Threshold Input (0x91)
2. Gain Input (0xFF), Threshold Input (0x82)
Figure 7.10: Overdrive Test One - Time Domain
In the first test case, it can be seen in Figure 7.10 that the overdrive pedal with minimal
clipping in the time domain, adds additional odd harmonics in the frequency domain in com-
parison to the baseline sinusoidal signal which is shown in Figure 7.11. The power of the odd
harmonics increase around 27 dB from the baseline testing conditions which introduced a nice
hum to the overall sound of the guitar.
In the second test case with much more distinct clipping in the time domain seen in Fig-
ure 7.12 that the odd harmonics in the frequency domain are boosted even more so than the
minimal clipping case presented in the first test condition as shown in Figure 7.13. The odd
harmonics are increased more than 40 dB than the input signal with each odd harmonic being
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Figure 7.11: Overdrive Test One - Frequency Domain
Figure 7.12: Overdrive Test Two - Time Domain
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5-9 dB down from the previous odd harmonics as the order increases. This test case provided
a guitar with a very thick sound great for heavy metal and hard rock.
Figure 7.13: Overdrive Test Two - Frequency Domain
7.5 Distortion
The sinusoid waveform amplitude was increased to 250mV for the distortion test cases. Test
one demonstrates the level clipping circuit with small quantizing distortion bins where test two
demonstrates the same level clipping parameter with much greater quantizing distortion bins.
1. Level Input (0x62), Distortion Input (0x03)
2. Level Input (0x64), Distortion Input (0xFF)
Higher order harmonics added by a hard clipping circuit may not always be as desirable and
sound a bit too harsh. This can be seen in Figure 7.14 where an overdrive effect has the exact
clipping and amplitude parameters of the distortion effect. The overdrive circuit will exhibit
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strong harmonics well in excess of the 11th order. Quantizing the signal at the top end in
the distortion effect smooths out the clipping circuit at the top end. For a smaller range bin
quantization, it can be seen that the higher order harmonics are removed where the larger
quantization bins provide some of the higher order harmonics to pass; however, the amplitude
of there higher order harmonics are significantly reduced compared to the overdrive circuit. To
make a direct comparison to the overdrive pedal, the input signal and the output signal power
were matched at 100 Hz to better directly compare the harmonic performance.
Figure 7.14: Distortion Reference - Overdrive Higher order Harmonics
In the first test case shown in Figure 7.15, the distortion pedal with small quantization
bins can be seen to not introduce many harmonics above 2200Hz whereas the overdrive pedal
with hard clipping still has fairly prominent odd harmonics extending well past 3300 Hz. The
smoothing of the input signal with small range bins at the top end of the distortion pedal helps
to remove these higher order harmonics. It can also be seen in the lower order harmonics that
the third order harmonic of the distortion pedal for small quantization bins is lower than the
overdrive pedal by 6dB.
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Figure 7.15: Distortion Test One - Small Quantization Bins
In the second test case with the distortion pedal, the quantization bins were increased to
their maximum size. The higher order odd harmonics seen in Figure 7.16 remained much
lower than the overdrive pedal above 2000 Hz but higher than the distortion pedal with small
quantization bins. It should also be noted that with the exception of the third harmonic be-
ing higher in the large quantization test, the distortion pedal has closely matched odd order
harmonics from the fifth harmonics up to around 2000 Hz. The change in the quantization
bins could also be audibly hear while playing the guitar to the point where the larger quanti-
zation bins gave a warmer sounding distortion over the small range bins. The small range bins
sounded most like the hard clipping overdrive circuit but sounded a bit brighter from having
less of the higher order odd harmonics.
7.6 Chorus
The chorus effect was tested with a triangular waveform of 100Hz with an amplitude of 100mV.
The first test demonstrates a short time delay and a relatively fast LFO frequency. The second
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Figure 7.16: Distortion Test Two - Large Quantization Bins
test demonstrates a much slower LFO frequency with a larger delay parameter. The values used
in the HDL simulation portion of the chorus design was used again in the hardware testing.
1. Delay Input (0x04), Wet Input (0xFF), LFO Input (0x0E)
2. Delay Input (0x0E), Wet Input (0x84), LFO Input (0xFF)
In the first test case it can be seen in Figure 7.17 that there is a minimal delay and the LFO
is oscillating at a fairly quick rate. This result in the output signal fluctuating with the pitch
shifting property of the chorus very audible. At very high LFO frequency, it was found that the
interpolation factor of 8 could result in a bit or distortion at times if the delay was not adequate.
The second test case with the longer delay and slow LFO frequency create a slowly mod-
ulating chorus effect that is almost indiscernible audibly other than a small warble voicing as
seen in Figure 7.18. This effect gives more of a swelling effect of rising and falling volume
overtime as the interpolated signal is much slower to update than the first test case. When the
wet dry mix was increased in the second test case the warble was much more noticeable and
the swelling and falling of the volume produced a suitable effect for chord strumming.
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Figure 7.17: Chorus Test One - Fast LFO and small delay
Figure 7.18: Chorus Test Two - Slow LFO and large delay
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Due to resource utilization, an interpolation factor of 12 or 16 was not tested but could
result in better performance for the very fast modulation of the LFO. However, for the given
test cases, the audio performance of the chorus was on par with that of off the shelf modules
while producing a wider range of voicing.
7.7 Tremolo
A sine wave of 100Hz with an amplitude of 100mV was used to test the tremolo circuit.
Three test cases were run to demonstrate the wave shape control as well as the triangular wave
modulation period.
1. Timing Input (0x07), Shape Input (0xFF)
2. Timing Input (0x40), Shape Input (0xFF)
3. Timing Input (0x40), Shape Input (0xB7)
The first test case in Figure 7.19 shows the tremolo effect for a very short period of the mod-
ulating triangular wave. This effect results in the input signal oscillating for a few periods
in between the modulating triangular wave. The effect overall sounds quite interesting as the
numerous zero crossings results in an output signal that does not stay on for a long period of
time but resembles a kill switch effect which rapidly turns on and off the guitar output signal.
For the second test case in Figure 7.20, the period of the modulating triangular wave was
increased to allow for more oscillations of the input signal to fit within the envelope of the
triangular wave. This combinations of parameters leads to a a slowly modulating signal that
raises and lowers the volume with zero crossings completely muting the output signal.
The third test case in Figure 7.21 demonstrates the ability of the wave shaping parame-
ter where the modulating triangle wave is clipped and normalized in order to keep the depth
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Figure 7.19: Tremolo Test 1 - Fast Modulation with Triangular Wave
Figure 7.20: Tremolo Test 2 - Slow Modulation with Triangular Wave
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constant. This effect causes the incoming signal to be unmodified in a specific region where
the modulating signal is flat but quick volume swings when in the changing regions of the
waveform. This makes the effect almost like a depth control but the overall zero crossings still
yields a muting effect. As the steepness of the modulating signal increases and the constant
plateau increases, a bit of distortion is added to the output signal which creates an interesting
tonal property of something between a distortion pedal combined with a vibrato kill switch
effect which is quite unique.
Figure 7.21: Tremolo Test 3 - Slow Modulation with Modified Triangular/Brick Wave
7.8 Delay
The delay algorithm was tested with the pulsed sinusoid signal. The delay algorithm was tested
in four cases varying the overall delay, attenuated wet signal, and the IR filter mode.
1. Delay Input (0x01), Wet Attenuation Input (0x5F), FIR/IIR Input (0xFF)
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2. Delay Input (0x3A), Wet Attenuation Input (0xC8), FIR/IIR Input (0xFF)
3. Delay Input (0x08), Wet Attenuation Input (0x7F), FIR/IIR Input (0x00)
4. Delay Input (0x08), Wet Attenuation Input (0xDE), FIR/IIR Input (0x00)
The first delay test case demonstrates a FIR delay with a relatively short delay period in Figure
7.22. The FIR mode gives a single repetition of the incoming signal in addition to the incoming
signal. This replication is stored in the circular buffer and attenuated before being read out.
The corresponding delay of the test case one demonstrates a delay of around 20 ms or the
original signal which is audible to most individuals.
Figure 7.22: Delay Test One - Short FIR Delay
The FIR test case two increased the overall delay of the input signal in the circular buffer
to over 100 ms with less attenuation on the buffered signal as seen in Figure 7.23. The delay
pedal has a much larger buffer and has been tested to over one second delay in duration but
the oscilloscope capture software did not perform well at low sampling rates and the collected
data was not visually pleasing even though empirical testing yielded satisfactory results.
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Figure 7.23: Delay Test Two - Long FIR Delay
Test case three in Figure 7.24 changes the delay type to IIR where a portion of the delayed
signal and the input signal are added into the circular buffer with some attenuation. The amount
of attenuation controls the amount of repetitions coming from the pedal effect. For the third
test case the overall delay and attenuation were kept fairly conservative in order to demonstrate
that the IIR feature is producing more replications than that of the FIR delay.
The last test case for the delay pedal shown in Figure 7.25 involved demonstrating stacking
the delayed IIR repetitions directly back to back and finding the right amount of attenuation
to halt the signal before the next input signal peak. In order to accomplish this, the delay time
was kept constant and the attenuation of the effect was raised in order to allow more repetitions
of the signal. The period of the input signal was also increased from 500ms to 1000 ms which
helped to better visualize the multiple repetitions of the delayed signal and the IIR effect.
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Figure 7.24: Delay Test Three - Short IIR Delay
Figure 7.25: Delay Test Four - Long IIR Delay
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7.9 Noise Gate
The noise gate effect was tested in hardware to verify a signal would open the gate when it
exceeds a certain threshold. Additionally, the gate should close if the input signal is below the
threshold for a specified period of time. The test performed on the noise gate effect tested both
the opening and closing of the noise gate for a 200Hz sine wave. To open the gate the sine
wave amplitude was increased from 5mV to 100mV. To test the closing of the noise gate the
sine wave was decreased from an amplitude of 100mV to 5mV.
1. Thresh Input (0x255) - gate opening
2. Thresh Input (0x255) - gate closing
For the first test case in Figure 7.26, the input signal is elevated from 5mV to 100 mV within
the waveform generating tool. The noise gate is fairly quick to open once the input signal
crosses the input threshold and the attack of the signal comes to full volume over the course of
60 ms which removes any popping or distortion from the output signal rising too fast. Through
empirical testing it was found that a quick attack time was more adventurous and that sliding
fingers around on the strings or accidental picking of the strings did not open the gate. Noise
from high gain stages also did not trip the gate open in a false opening which verified the
design goal outlined in previous sections.
The second test for the noise gate in Figure 7.27 consisted of having the 100mV signal
amplitude change to 5mV to simulate a guitar signal that would fall below a given threshold
but not be completely zero. The noise gate was able to meet closure withing a few milliseconds
and there was minimum ripple on the output signal. Through further empirical testing it was
found that a long hold time with a small threshold made closure very difficult to achieve and
thus a short hold time was utilized on order to meet realistic guitar playing needs. This ensured
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Figure 7.26: Noise Gate Test One - Opening Gate
that after the player mutes the strings of the volume decays past the threshold, the output to the
amp is near muted with no popping or distortion.
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This project sought to deliver a robust platform to perform digital signal processing on an
FPGA for guitar effect pedals. Mechanical housings were designed to secure and protect
the TI MSP430 evaluation boards which took user inputs in the form of potentiometer data.
The potentiometer data was sampled using ADCs on the TI MSP430 evaluation board and
communicated to the Zynq SoC PS over an I2C bus. At the same time, an ADI codec sampled
incoming audio signals and communicated the 48kHz sampled data to the Zynq SoC PS. The
data in the PS was pushed into the PL over AXI busses. The sampled potentiometer data
was routed to each signal processing algorithm to modify the respective effects. The sampled
audio passes serially through the guitar effects until modified by an active algorithm. The final
modified audio output signal is then routed from the PL to the PS via another AXI bus. Once
in the PS, the modified audio signal is routed back to the ADI codec through I2S. This project
successfully developed eight guitar effect pedal algorithms in hardware and demonstrated the
feasibility of putting numerous guitar effects into an entry level FPGA while using minimal
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additional hardware. These pedals also perform functionally similar to that of stand alone
guitar pedals lending themselves to be foot operated as opposed to limited audio options and
hand operation seen in previous iterations[10].
Figure 8.1: Guitar Effect Pedals (Front)
8.2 Future work
Over 20 months of working in MATLAB, Vivado, XSDK, and TI CCS IDEs where coding in
C, Verilog, VHDL, and MATLAB as well as creating mechanical housings in Solidworks, this
project has grown much larger than initially anticipated for one person to tackle. That being
said, a lot has been learned about FPGA design, SoC implementation, digital signal processing,
algorithm design, and embedded systems. The design of the guitar effects platform was able
to successfully integrate tunable algorithms with a traditional foot pedal interface.This project
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Figure 8.2: Guitar Effect Pedals (Rear)
would serve as a great starting platform for any student wishing to experiment with audio
signal processing. Additional algorithms like Flanger, Phaser, Wah-Wah, Wammy, and so
many more effects could be designed in a bare metal sense or designed in Simulink and export
the algorithm via HDL Coder. Additional effort could be put into designing custom PCBs for
the guitar pedals as well as the main SoC board in order to shrink size making it possible to
have a fully integrated solution like the Line 6 Helix pedal board. Furthermore, additional
cabinet emulation effects could be added into the processing chain to give different amplifier
sounds like are found in high end DAWs. There are countless examples of directions to take
this project and it offers a chance for beginner or experienced signal processing engineers to
start creating their own guitar effects allowing for more individualized tone.
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Appendix I
Fixed Point Mathematics
Floating point mathematics make audio processing algorithms easy and straight forward to
implement in practice with tools like MATLAB, C, etc. There are IP cores that allow FPGAs
to perform floating point mathematics but these cores often result in high chip utilization. To
avoid high resource allocation, fixed point mathematics are more commonly used on FPGA
where the quantization trade offs can be allowed. Therefore, fixed point notation can provide
better resource usage and faster performance at the cost of up-front calculations and possible
resolution trade offs. Padgett and Anderson provide an in depth text that covers fixed point
notation and working with fixed point data for signal processing applications. The portions
of text below are a summary from Chapter 4[41] to provide readers with an understanding of
fixed point notation and what modifications can be made to convert floating point algorithms
to fixed point algorithms.
Floating point notation refers to the decimal placement in a calculation. If the equation
y =2.5*2 was performed in floating point math the answer would be y=5. Floating point
mathematics keeps placement of the decimal and automatically places the decimal in the final
output of the answer. If we were to perform the same calculation in fixed pint mathematics
I-2
Table I.1: Floating point to fixed point examples
Floating Point 2i Binary Q Word length
1.5 20 ∗2−1 1.1 Q1.1 2
2.125 20 ∗2−3 10.001 Q2.3 5
0.0625 2−4 0.0001 Q1.4 5
19.125 24 ∗21 ∗20 ∗2−3 10011.001 Q5.3 8
we would be lost as the decimal place needs to first be specified. The decimal placement is
specified in fixed point format using Q(I.D) notation where I is the whole number and D is
the decimal. The integer and the decimal are expressed in binary notation. A shorthand is to
drop the parentheses and represent the notation as QI.D. A few examples to show float point
notation and the conversion to fixed point notation:
When performing arithmetic with fixed point numbers it is critical to keep track of the dec-
imal throughout the calculation in order to obtain the correct answer.Given the word length and
Q notation of number i as Mi and QiI.D respectively along with a number j or corresponding
word length and Q notation M j and Q jI.D, the resulting operation gives word length and Q
notation Mk and QkI.D
Fixed point multiplication
Mk = Mi +M j (I.1)
QkIi+ j.Di+ j = QiI.D+Q jI.D (I.2)
An example would be:
0.5∗ .2510 = .125
I-3
0.12 ∗0.012 = 00.0012
Q1.1∗Q1.2 = Q2.3
Noting the position of the decimal allows for resizing of the length or Q format.
.12510 = 00.0011
Fixed point addition
Mk = max(Mi,M j)+1 (I.3)
QkIi+ j.Di+ j = QiI.D+Q jI.D (I.4)
An example would be:
.5+ .25 = .75
Addition in fixed point needs to be decimal aligned therefor the first term is zero padded
by one bit.




The code taken for the appendix comes from the ip_repo folder at the same level as the Lyx
project in the repository.
Gain Pedal Code
1 module cwb_ga in_peda l (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1_Gain ,
7 i n p u t [ 7 : 0 ] ADC2, / / NotUsed
8 i n p u t [ 7 : 0 ] ADC3, / / Not Used
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
II-5
11 o u t p u t r e g GainLED
12 / / o u t p u t r e g [ 2 3 : 0 ] THRESH_TEST_pos ,




17 24 b i t a u d i o comes i n t o t h e b l o c k − a c t i v e :
18 Dr ive c o n t r o l s g a i n / b o o s t o f OG s i g n a l
19 Leve l C o n t r o l c o n t r o l s c u t o f f volume
20 Outpu t s i g n a l
21 * /
22
23 / / C o n t r o l R e g i s t e r s
24 r e g PedalON = 0 ;
25
26 r e g [ 7 : 0 ] ADC1reg = 0 ;
27 r e g [ 7 : 0 ] ADC2reg = 0 ;
28 r e g [ 7 : 0 ] ADC3reg = 0 ;
29 r e g [ 7 : 0 ] ADC4reg = 0 ;
30
31 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
32 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
33 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
34 r e g [ 7 : 0 ] ADC4regtemp = 0 ;
35
II-6
36 r e g s i g n e d [ 2 3 : 0 ] GAIN = 0 ;
37 r e g s i g n e d [ 3 1 : 0 ] Gain1 = 0 ;
38
39 r e g s i g n e d [ 2 3 : 0 ] tempAudio in = 0 ;












50 a lways @ ( posedge s y s _ c l k ) b e g i n
51 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
52
53 i f ( I2C_ADDR == 8 ’ h43 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
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54 i f ( ADC1_Gain != 0) b e g i n / / t h i s w i l l be used
l a t e r a s a a u d i o by pas s
55 PedalON = 1 ;
56 end e l s e b e g i n
57 PedalON = 0 ;
58 end
59 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
60 ADC1reg = ADC1_Gain ;
61 / / ADC2reg = ADC2_Level ;
62 / / ADC3reg = ADC3;
63 / / ADC4reg = ADC4;
64 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
65 ADC1regtemp = ADC1reg ;
66 ADC2regtemp = ADC2reg ;
67 / / ADC3regtemp = ADC3reg ;
68 / / ADC4regtemp = ADC4reg ;
69 end e l s e b e g i n
70 ADC1reg = ADC1reg ;
71 / / ADC2reg = ADC2reg ;
72 / / ADC3reg = ADC3reg ;
73 / / ADC4reg = ADC4reg ;
74 end
75 end e l s e b e g i n
II-8
76 / / nop ?
77 end
78 end





82 a lways @ ( posedge s y s _ c l k ) b e g i n / / C o n t r o l t h e o u t p u t
a u d i o and m o d i f i c a t i o n
83 GainLED = PedalON ;
84
85 / / Le t ADC2reg = Gain2 wi th z e r o padd ing
86 / / Gain1 = a u d i o _ i n *ADC1reg ; / / Q24 . 0 * Q4 . 4 = Q28 . 4
87
88 i f ( PedalON ==1) b e g i n
89 i f ( a u d i o _ i n [ 2 3 ] == 1 ’ b0 ) b e g i n / / P o s i t i v e g a i n
90 Gain1 = a u d i o _ i n *ADC1reg ; / / Q24 . 0 * Q2 . 6 = Q26 . 6
91 a u d i o _ o u t = Gain1 [ 2 9 : 6 ] ;
92 end
93 e l s e i f ( a u d i o _ i n [ 2 3 ] == 1 ’ b1 ) b e g i n / / N e g a t i v e g a i n
94 tempAudio in = − a u d i o _ i n ;
95 Gain1 = tempAudio in *ADC1reg ;
96 tempAudioout = Gain1 [ 2 9 : 6 ] ;
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97 a u d i o _ o u t = − tempAudioout ;
98 end
99 e l s e b e g i n / / p o s s i b l e z e r o e r r o r
100 a u d i o _ o u t = 24 ’ h000000 ;
101 end
102 end
103 e l s e b e g i n / / p e d a l o f f
104 a u d i o _ o u t = a u d i o _ i n ;
105 end
106 end / / end a lways
107
108 endmodule
Listing II.1: Gain Algorithm Verilog File
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Gain Pedal Test Bench Code
1 module cwb_ga in_ tb ;
2 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
3 r e g s y s _ c l k ;
4 r e g [ 7 : 0 ] I2C_ADDR ;
5 r e g ENABLE_I2C_data_move ;
6 r e g [ 7 : 0 ] ADC1_Gain ;
7 r e g [ 7 : 0 ] ADC2; / / NotUsed
8 r e g [ 7 : 0 ] ADC3; / / Not Used
9 r e g [ 7 : 0 ] ADC4; / / Not Used
10 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
11 wi r e GainLED ;
12 i n t e g e r i ;
13
14 cwb_ga in_peda l DUT ( . a u d i o _ i n ( a u d i o _ i n ) ,
15 . s y s _ c l k ( s y s _ c l k ) ,
16 . I2C_ADDR ( I2C_ADDR ) ,
17 . ENABLE_I2C_data_move (
ENABLE_I2C_data_move ) ,
18 . ADC1_Gain ( ADC1_Gain ) ,
19 . ADC2(ADC2) ,
20 . ADC3(ADC3) ,
21 . ADC4(ADC4) ,
22 . a u d i o _ o u t ( a u d i o _ o u t ) ,
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23 . GainLED ( GainLED ) ,
24 . temp_GAIN ( temp_GAIN ) ) ;
25
26
27 / / De f in e Clock I n t e r v a l
28 a lways #1 s y s _ c l k = ~ s y s _ c l k ;
29
30 i n i t i a l
31 b e g i n
32 s y s _ c l k <= 0 ;
33 I2C_ADDR <= 8 ’ h43 ;
34 ENABLE_I2C_data_move <= 1 ;
35 ADC1_Gain <= 8 ’ hF0 ; / / 0−255 Range
36 a u d i o _ i n <= 0 ;
37





43 / / Give some t ime
44 f o r ( i =1 ; i <200000; i = i +5) b e g i n





49 f o r ( i =200000; i > −200000; i = i −5) b e g i n
50 #2 a u d i o _ i n <= i ;
51 end
52
53 f o r ( i = −200000; i <0 ; i = i +5) b e g i n




58 #10 $ f i n i s h ;
59 end
60 endmodule
Listing II.2: Gain Algorithm Verilog Test Bench File
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Overdrive Pedal Code
1 module c w b _ o v e r d r i v e _ e f f (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1, / / Gain
7 i n p u t [ 7 : 0 ] ADC2, / / Thresh
8 i n p u t [ 7 : 0 ] ADC3, / / Not Used
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g OverdriveLED
12 / / o u t p u t r e g [ 2 3 : 0 ] THRESH_TEST_pos ,




17 24 b i t a u d i o comes i n t o t h e b l o c k − a c t i v e :
18 Dr ive c o n t r o l s g a i n / b o o s t o f OG s i g n a l
19 Leve l C o n t r o l c o n t r o l s c u t o f f volume
20 Outpu t s i g n a l
21 * /
22
23 / / C o n t r o l R e g i s t e r s
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24 r e g PedalON = 0 ;
25
26 r e g [ 7 : 0 ] ADC1reg = 0 ;
27 r e g [ 7 : 0 ] ADC2reg = 0 ;
28 r e g [ 7 : 0 ] ADC3reg = 0 ;
29 r e g [ 7 : 0 ] ADC4reg = 0 ;
30
31 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
32 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
33 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
34 r e g [ 7 : 0 ] ADC4regtemp = 0 ;
35
36 r e g [ 2 3 : 0 ] GAIN = 0 ;
37 r e g [ 3 1 : 0 ] Gain1 = 0 ;
38 r e g [ 2 3 : 0 ] THRESH = 0 ;
39









46 a lways @ ( posedge s y s _ c l k ) b e g i n
47 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e s t a b l e
and n o t c h a n g i n g so we can s t o r e them
48 i f ( I2C_ADDR == 8 ’ h47 ) b e g i n / / c o r r e c t a d d r e s s t o s t o r e
v a l u e s
49 i f (ADC1+ADC2 != 0) b e g i n / / t h i s w i l l be used l a t e r
a s a a u d i o b ypa s s
50 PedalON = 1 ;
51 end e l s e b e g i n
52 PedalON = 0 ;
53 end
54 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have d a t a
be d i s p l a y e d t o o t h e r modules
55 ADC1reg = ADC1;
56 ADC2reg = ADC2;
57 / / ADC3reg = ADC3;
58 / / ADC4reg = ADC4;
59 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
60 ADC1regtemp = ADC1reg ;
61 ADC2regtemp = ADC2reg ;
62 / / ADC3regtemp = ADC3reg ;
63 / / ADC4regtemp = ADC4reg ;
64 end e l s e b e g i n
II-16
65 ADC1reg = ADC1reg ;
66 / / ADC2reg = ADC2reg ;
67 / / ADC3reg = ADC3reg ;
68 / / ADC4reg = ADC4reg ;
69 end
70 end e l s e b e g i n
71 / / nop ?
72 end
73 end





77 a lways @ ( posedge s y s _ c l k ) b e g i n / / C o n t r o l t h e o u t p u t a u d i o
and m o d i f i c a t i o n
78 OverdriveLED = PedalON ;
79
80 / / Le t ADC2reg = Gain2 wi th z e r o padd ing
81 / / GAIN = a u d i o _ i n *ADC1reg ; / / Q24 . 0 * Q4 . 4 = Q28 . 4
82 / / Thresh ~ ADC2
83 THRESH = {4 ’ h0 , ADC2reg , 12 ’ h0 } ; / / Use ADC d r i v e t o




86 i f ( PedalON ==1) b e g i n
87 i f ( a u d i o _ i n [ 2 3 ] == 1 ’ b0 ) b e g i n / / P o s i t i v e g a i n
88 Gain1 = a u d i o _ i n *ADC1reg ; / / Q24 . 0 * Q4 . 4 = Q28 . 4
89 GAIN = Gain1 [ 2 7 : 4 ] ;
90 i f (GAIN>THRESH) b e g i n
91 a u d i o _ o u t = THRESH;
92 end
93 e l s e b e g i n
94 a u d i o _ o u t = GAIN ;
95 end
96 end
97 i f ( a u d i o _ i n [ 2 3 ] == 1 ’ b1 ) b e g i n / / N e g a t i v e g a i n
98 Gain1 = − a u d i o _ i n *ADC1reg ;
99 GAIN = Gain1 [ 2 7 : 4 ] ;
100 i f (GAIN>THRESH) b e g i n
101 a u d i o _ o u t = −THRESH;
102 end
103 e l s e b e g i n




108 e l s e b e g i n / / p e d a l o f f
109 a u d i o _ o u t = a u d i o _ i n ;
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110 end
111 end / / end a lways
112
113 endmodule
Listing II.3: Overdrive Algorithm Verilog File
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Overdrive Pedal Test Bench Code
1 / / ‘ t i m e s c a l e 1 ns / 1 ps
2 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
3 / / Company :
4 / / E n g i n e e r :
5 / /
6 / / C r e a t e Date : 0 1 / 1 4 / 2 0 2 0 0 1 : 1 8 : 5 9 PM
7 / / Des ign Name :
8 / / Module Name : c w b _ o v e r d r i v e _ v 2 _ t b
9 / / P r o j e c t Name :
10 / / T a r g e t Dev ices :
11 / / Tool V e r s i o n s :
12 / / D e s c r i p t i o n :
13 / /
14 / / Dependenc i e s :
15 / /
16 / / R e v i s i o n :
17 / / R e v i s i o n 0 . 0 1 − F i l e C r e a t e d
18 / / A d d i t i o n a l Comments :
19 / /
20 / /




23 module c w b _ o v e r d r i v e _ v 2 _ t b ;
24 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
25 r e g s y s _ c l k ;
26 r e g [ 7 : 0 ] I2C_ADDR ;
27 r e g ENABLE_I2C_data_move ;
28 r e g [ 7 : 0 ] ADC1; / / Gain
29 r e g [ 7 : 0 ] ADC2; / / Thresh
30 r e g [ 7 : 0 ] ADC3; / / Not Used
31 r e g [ 7 : 0 ] ADC4; / / Not Used
32 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
33 wi r e OverdriveLED ;
34 i n t e g e r i ;
35
36 cwb_ove rd r ive_v2 DUT ( . a u d i o _ i n ( a u d i o _ i n ) ,
37 . s y s _ c l k ( s y s _ c l k ) ,
38 . I2C_ADDR ( I2C_ADDR ) ,
39 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move )
,
40 . ADC1(ADC1) ,
41 . ADC2(ADC2) ,
42 . ADC3(ADC3) ,
43 . ADC4(ADC4) ,
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44 . a u d i o _ o u t ( a u d i o _ o u t ) ,
45 . OverdriveLED ( OverdriveLED ) ) ;
46
47
48 / / De f in e Clock I n t e r v a l
49 a lways #1 s y s _ c l k = ~ s y s _ c l k ;
50
51 i n i t i a l
52 b e g i n
53 s y s _ c l k <= 0 ;
54 I2C_ADDR <= 8 ’ h47 ;
55 ENABLE_I2C_data_move <= 1 ;
56 a u d i o _ i n <= 0 ;
57 ADC1 <= 128 ; / / 0−255 Range
58 ADC2 <=128; / / 0−255 Range




63 / / Give some t ime
64 f o r ( i =1 ; i <100000; i = i +5) b e g i n
65 #2 a u d i o _ i n <= i ;
66 end
67
68 f o r ( i =100000; i > −100000; i = i −5) b e g i n
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69 #2 a u d i o _ i n <= i ;
70 end
71
72 f o r ( i = −100000; i <0 ; i = i +5) b e g i n
73 #2 a u d i o _ i n <= i ;
74 end
75
76 / / T e s t 2−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
77 ADC1 <= 1 6 ; / / 0−255 Range
78 ADC2 <=64; / / 0−255 Range
79
80 f o r ( i =1 ; i <100000; i = i +5) b e g i n
81 #2 a u d i o _ i n <= i ;
82 end
83
84 f o r ( i =100000; i > −100000; i = i −5) b e g i n
85 #2 a u d i o _ i n <= i ;
86 end
87
88 f o r ( i = −100000; i <0 ; i = i +5) b e g i n
89 #2 a u d i o _ i n <= i ;
90 end
91




Listing II.4: Overdrive Algorithm Verilog Test Bench File
II-24
Distortion Pedal Code
1 / / module C W B _ d i s t o r t i o n _ p e d a l ( a u d i o _ i n , a u d i o _ o u t , s y s _ c l k ,
enab l e , d i s t o r t i o n , l e v e l _ i n ) ;
2 / / i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
3 / / o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
4 / / i n p u t s y s _ c l k ;
5 / / / / i n p u t c o n t r o l s f o r t h e d i s t o r t i o n e f f e c t
6 / / i n p u t [ 7 : 0 ] e n a b l e ;
7 / / i n p u t [ 1 1 : 0 ] d i s t o r t i o n ; / / v a l u e s a r e f r a c t i o n a l from 0
t o 1 − most l i k e l y w i l l be a 12 b i t ADC
8 / / i n p u t [ 1 1 : 0 ] l e v e l _ i n ; / / v a l u e s r a n g e from 4096 t o 2^24
− may change t h i s r a n g e l a t e r t o be a b i t more r e a s o n a b l e
9 / / / / i n t e r m e d i a r y r e g f o r p r o c e s s i n g
10
11 module C W B _ d i s t o r t i o n _ p e d a l (
12 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
13 i n p u t s y s _ c l k ,
14 i n p u t [ 7 : 0 ] I2C_ADDR ,
15 i n p u t ENABLE_I2C_data_move ,
16 i n p u t [ 7 : 0 ] ADC1, / / Leve l
17 i n p u t [ 7 : 0 ] ADC2, / / D i s t o r t i o n
18 i n p u t [ 7 : 0 ] ADC3, / / Not Used
19 i n p u t [ 7 : 0 ] ADC4, / / Not Used
20 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
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21 o u t p u t r e g D i s t o r t i o n L E D
22 ) ;
23 / / o u t p u t r e g [ 2 3 : 0 ] t e s t L e v e l ,
24 / / o u t p u t r e g [ 2 3 : 0 ] t e s tDIST ,
25 / / o u t p u t r e g [ 2 3 : 0 ] t e s t L e v e l N
26 / / Working Case
27 / / r e g [ 3 0 : 0 ] tempDIST1 ;
28
29 / / C o n t r o l R e g i s t e r s
30 r e g PedalON = 0 ;
31
32 r e g [ 7 : 0 ] ADC1reg = 0 ;
33 r e g [ 7 : 0 ] ADC2reg = 0 ;
34 r e g [ 7 : 0 ] ADC3reg = 0 ;
35 / / r e g [ 7 : 0 ] ADC4reg = 0 ;
36
37 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
38 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
39 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
40 / / r e g [ 7 : 0 ] ADC4regtemp = 0 ;
41
42 / / D i s t o r t i o n L e v e l s f o r s h a p i n g
43 r e g [ 2 3 : 0 ] DIST1 ;
44 r e g [ 2 3 : 0 ] DIST2 ;
45 r e g [ 2 3 : 0 ] DIST3 ;
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46 r e g [ 2 3 : 0 ] DIST4 ;
47 r e g [ 2 3 : 0 ] DIST5 ;
48 r e g [ 2 3 : 0 ] DIST6 ;
49 r e g [ 2 3 : 0 ] DIST7 ;
50 r e g [ 2 3 : 0 ] DIST8 ;
51 r e g [ 2 3 : 0 ] DIST9 ;
52 r e g [ 2 3 : 0 ] DIST10 ;
53 r e g [ 2 3 : 0 ] DIST11 ;
54 r e g [ 2 3 : 0 ] DIST12 ;
55 r e g [ 2 3 : 0 ] DIST13 ;
56 r e g [ 2 3 : 0 ] DIST14 ;
57 r e g [ 2 3 : 0 ] DIST15 ;
58 r e g [ 2 3 : 0 ] DIST16 ;
59 r e g [ 2 3 : 0 ] DIST17 ;
60 r e g [ 2 3 : 0 ] DIST18 ;
61 r e g [ 2 3 : 0 ] DIST19 ;
62 r e g [ 2 3 : 0 ] DIST20 ;
63 r e g [ 2 3 : 0 ] DIST21 ;
64 r e g [ 2 3 : 0 ] DIST22 ;
65 r e g [ 2 3 : 0 ] DIST23 ;
66 r e g [ 2 3 : 0 ] DIST24 ;
67 r e g [ 2 3 : 0 ] DIST25 ;
68 r e g [ 2 3 : 0 ] DIST26 ;
69 r e g [ 2 3 : 0 ] DIST27 ;
70 r e g [ 2 3 : 0 ] DIST28 ;
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71 r e g [ 2 3 : 0 ] DIST29 ;
72 r e g [ 2 3 : 0 ] DIST30 ;
73 r e g [ 2 3 : 0 ] DIST31 ;
74 r e g [ 2 3 : 0 ] DIST32 ;
75 r e g [ 2 3 : 0 ] DIST33 ;
76 r e g [ 2 3 : 0 ] DIST34 ;
77 r e g [ 2 3 : 0 ] DIST35 ;
78 r e g [ 2 3 : 0 ] DIST36 ;
79 r e g [ 2 3 : 0 ] DIST37 ;
80 r e g [ 2 3 : 0 ] DIST38 ;
81 r e g [ 2 3 : 0 ] DIST39 ;
82
83
84 / / D i s t o r t i o n S p e c i f i c R e g i s t e r s
85 r e g [ 2 3 : 0 ] DIST ;
86 r e g [ 2 3 : 0 ] l e v e l ; / / t h i s w i l l be used f o r t h e c o n c a t e n a t i o n




/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
90 / / C o n t r o l Loop Always b l o c k t o s t o r e ADC d a t a
91 a lways @ ( posedge s y s _ c l k ) b e g i n
II-28
92 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
93
94 i f ( I2C_ADDR == 8 ’ h46 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
95 i f (ADC1+ADC2+ADC3 != 0) b e g i n / / t h i s w i l l be
used l a t e r a s a a u d i o b ypa s s
96 PedalON = 1 ;
97 end e l s e b e g i n
98 PedalON = 0 ;
99 end
100 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
101 ADC1reg = ADC1;
102 ADC2reg = ADC2;
103 ADC3reg = ADC3;
104 / / ADC4reg = ADC4;
105
106 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
107 ADC1regtemp = ADC1reg ;
108 ADC2regtemp = ADC2reg ;
109 ADC3regtemp = ADC3reg ;
110 / / ADC4regtemp = ADC4reg ;
111 end e l s e b e g i n
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112 ADC1reg = ADC1reg ;
113 ADC2reg = ADC2reg ;
114 ADC3reg = ADC3reg ;
115 / / ADC4reg = ADC4reg ;
116 end
117 end e l s e b e g i n
118 / / nop ?
119 end
120 end / / end a lways b l o c k
121 / / − D i s t o r t i o n
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
122
123 / / a lways @ ( posedge s y s _ c l k ) b e g i n
124 / / / / Th i s i s t h e main b l o c k which c o n t r o l s t h e d i s t o r t i o n
l e v e l s
125 / / / / and t h e n how i t a f f e c t s t h e f i n a l o u t p u t . The b l o c k s
a r e s e t
126 / / / / up f o r 48 s t e p s i n t h e p l u s and minus r a n g e . I f t h e
number
127 / / / / o f b l o c k s a r e changed , t h e s t e p c o u n t needs t o be
changed
128 / / / / a lways @ ( posedge s y s _ c l k ) b e g i n / / ALWAYS2
129 / / / / Th i s a l l o w s t h e DIST t o change − may want t o
add a n o t h e r
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130 / / / / DIST [ 2 3 : 0 ] = ( l e v e l [ 1 1 : 0 ] * . 0 2 0 8 3 3 3 3 3 3 3 ) * d i s t o r t i o n
[ 1 1 : 0 ] ; / / where 1/48= s t e p s
131 / / / / Must do i n s t e p s t o make s u r e t h e r e i s no o v e r f l o w
132 / / / / 1 / 4 8 = .20833333333
133 / / / / @Q12 −> 1 /48 = F i x e d P o i n t
134 / / / / We w i l l t a c k l e t h e f r a c t i o n a l m u l t i p l i c a t i o n
f i r s t
135 / / / / DIST [ 2 3 : 0 ] = d i s t o r t i o n [ 1 1 : 0 ] * 12 ’ b000001010101 ;
/ / Only need l o w e s t 12 :0 t o make n e x t f r a c
136 / / / / remove f i x e d p o i n t t o g e t back t o f l o a t
137 / / / / DIST [ 2 3 : 0 ] = DIST [ 2 3 : 0 ] >> 8 ; / / S h i f t r i g h t by 12
as t h a t i s t h e Q v a l u e o f 12 f o r n e x t f r a c mul t
138 / / / / Time t o m u l t i p l y back i n t h e l e v e l component
139 / / / / DIST [ 3 2 : 0 ] = DIST [ 2 3 : 0 ] * l e v e l [ 1 9 : 8 ] ; / / w i l l be a t
Q48 . 1 2 now
140 / / / / DIST [ 3 2 : 0 ] = DIST [ 3 2 : 0 ] >> 8 ; / / Th i s i s t h e f i n a l
v a l u e e q u i v i l e n t t o Q12 . 0
141
142 / / / / tempDIST1 = ADC2reg ;
143 / / / / tempDIST2 = tempDIST1 >> 4 ;
144 / / / / tempDIST3 = tempDIST2 * l e v e l [ 1 5 : 4 ] ;
145 / / / / DIST = tempDIST3 >> 5 ;
146 / / / / tempDIST3 = ADC2reg * l e v e l [ 1 1 : 4 ] ;
147
148 / / / / t e s t D I S T = DIST ;
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149 / / end / / end d i s t o r t i o n c a l c u l a t i o n b l o c k
150
151 / / a lways @ ( posedge s y s _ c l k ) b e g i n / / ALWAYS2
152
153 / / / / t e s t L e v e l = l e v e l ;
154 / / / / t e s t L e v e l N = 1− l e v e l ;
155 / / end
156
157 a lways @ ( posedge s y s _ c l k ) b e g i n / / ALWAYS2
158
159 l e v e l [ 2 3 : 0 ] <= {4 ’ b0000 , ADC1reg , 12 ’ b000000000000 } ;
160
161 DIST <= ADC2reg < <4;
162
163 DIST1<= l e v e l −1*DIST ;
164 DIST2<= l e v e l −2*DIST ;
165 DIST3<= l e v e l −3*DIST ;
166 DIST4<= l e v e l −4*DIST ;
167 DIST5<= l e v e l −5*DIST ;
168 DIST6<= l e v e l −6*DIST ;
169 DIST7<= l e v e l −7*DIST ;
170 DIST8<= l e v e l −8*DIST ;
171 DIST9<= l e v e l −9*DIST ;
172 DIST10<= l e v e l −10*DIST ;
173 DIST11<= l e v e l −11*DIST ;
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174 DIST12<= l e v e l −12*DIST ;
175 DIST13<= l e v e l −13*DIST ;
176 DIST14<= l e v e l −14*DIST ;
177 DIST15<= l e v e l −15*DIST ;
178 DIST16<= l e v e l −16*DIST ;
179 DIST17<= l e v e l −17*DIST ;
180 DIST18<= l e v e l −18*DIST ;
181 DIST19<= l e v e l −19*DIST ;
182 DIST20<= l e v e l −20*DIST ;
183 DIST21<= l e v e l −21*DIST ;
184 DIST22<= l e v e l −22*DIST ;
185 DIST23<= l e v e l −23*DIST ;
186 DIST24<= l e v e l −24*DIST ;
187 DIST25<= l e v e l −25*DIST ;
188 DIST26<= l e v e l −26*DIST ;
189 DIST27<= l e v e l −27*DIST ;
190 DIST28<= l e v e l −28*DIST ;
191 DIST29<= l e v e l −29*DIST ;
192 DIST30<= l e v e l −30*DIST ;
193 DIST31<= l e v e l −31*DIST ;
194 DIST32<= l e v e l −32*DIST ;
195 DIST33<= l e v e l −33*DIST ;
196 DIST34<= l e v e l −34*DIST ;
197 DIST35<= l e v e l −35*DIST ;
198 DIST36<= l e v e l −36*DIST ;
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199 DIST37<= l e v e l −37*DIST ;
200 DIST38<= l e v e l −38*DIST ;
201 DIST39<= l e v e l −39*DIST ;
202 end
203
204 a lways @( posedge s y s _ c l k ) b e g i n
205
206 i f ( PedalON == 1) b e g i n / / S t a r t p e d a l ON
207 / / D i s t o r t i o n L E D = PedalON ;
208 / / − P o s i t i v e
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
209 i f ( a u d i o _ i n [ 2 3 ] == 0) b e g i n
210 i f ( a u d i o _ i n >= l e v e l ) b e g i n
211 a u d i o _ o u t <= l e v e l ;
212 end
213 e l s e i f ( a u d i o _ i n >= DIST1 && a u d i o _ i n <
l e v e l ) b e g i n
214 a u d i o _ o u t <= DIST1 ;
215 end
216 e l s e i f ( a u d i o _ i n >= DIST2 && a u d i o _ i n <
DIST1 ) b e g i n
217 a u d i o _ o u t <= DIST2 ;
218 end
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219 e l s e i f ( a u d i o _ i n >=DIST3 && a u d i o _ i n <DIST2
) b e g i n
220 a u d i o _ o u t <= DIST3 ;
221 end
222 e l s e i f ( a u d i o _ i n >=DIST4 && a u d i o _ i n <DIST3
) b e g i n
223 a u d i o _ o u t <= DIST4 ;
224 end
225 e l s e i f ( a u d i o _ i n >=DIST5 && a u d i o _ i n <DIST4
) b e g i n
226 a u d i o _ o u t <= DIST5 ;
227 end
228 e l s e i f ( a u d i o _ i n >=DIST6 && a u d i o _ i n <DIST5
) b e g i n
229 a u d i o _ o u t <= DIST6 ;
230 end
231 e l s e i f ( a u d i o _ i n >=DIST7 && a u d i o _ i n <DIST6
) b e g i n
232 a u d i o _ o u t <= DIST7 ;
233 end
234 e l s e i f ( a u d i o _ i n >=DIST8 && a u d i o _ i n <DIST7
) b e g i n
235 a u d i o _ o u t <= DIST8 ;
236 end
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237 e l s e i f ( a u d i o _ i n >=DIST9 && a u d i o _ i n <DIST8
) b e g i n
238 a u d i o _ o u t <= DIST9 ;
239 end
240 e l s e i f ( a u d i o _ i n >=DIST10 && a u d i o _ i n <
DIST9 ) b e g i n
241 a u d i o _ o u t <= DIST10 ;
242 end
243 e l s e i f ( a u d i o _ i n >=DIST11 && a u d i o _ i n <
DIST10 ) b e g i n
244 a u d i o _ o u t <= DIST11 ;
245 end
246 e l s e i f ( a u d i o _ i n >=DIST12 && a u d i o _ i n <
DIST11 ) b e g i n
247 a u d i o _ o u t <= DIST12 ;
248 end
249 e l s e i f ( a u d i o _ i n >=DIST13 && a u d i o _ i n <
DIST12 ) b e g i n
250 a u d i o _ o u t <= DIST13 ;
251 end
252 e l s e i f ( a u d i o _ i n >=DIST14 && a u d i o _ i n <
DIST13 ) b e g i n
253 a u d i o _ o u t <= DIST14 ;
254 end
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255 e l s e i f ( a u d i o _ i n >=DIST15 && a u d i o _ i n <
DIST14 ) b e g i n
256 a u d i o _ o u t <= DIST15 ;
257 end
258 e l s e i f ( a u d i o _ i n >=DIST16 && a u d i o _ i n <
DIST15 ) b e g i n
259 a u d i o _ o u t <= DIST16 ;
260 end
261 e l s e i f ( a u d i o _ i n >=DIST17 && a u d i o _ i n <
DIST16 ) b e g i n
262 a u d i o _ o u t <= DIST17 ;
263 end
264 e l s e i f ( a u d i o _ i n >=DIST18 && a u d i o _ i n <
DIST17 ) b e g i n
265 a u d i o _ o u t <= DIST18 ;
266 end
267 e l s e i f ( a u d i o _ i n >=DIST19 && a u d i o _ i n <
DIST18 ) b e g i n
268 a u d i o _ o u t <= DIST19 ;
269 end
270 e l s e i f ( a u d i o _ i n >=DIST20 && a u d i o _ i n <
DIST19 ) b e g i n
271 a u d i o _ o u t <= DIST20 ;
272 end
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273 e l s e i f ( a u d i o _ i n >=DIST21 && a u d i o _ i n <
DIST20 ) b e g i n
274 a u d i o _ o u t <= DIST21 ;
275 end
276 e l s e i f ( a u d i o _ i n >=DIST22 && a u d i o _ i n <
DIST21 ) b e g i n
277 a u d i o _ o u t <= DIST22 ;
278 end
279 e l s e i f ( a u d i o _ i n >=DIST23 && a u d i o _ i n <
DIST22 ) b e g i n
280 a u d i o _ o u t <= DIST23 ;
281 end
282 e l s e i f ( a u d i o _ i n >=DIST24 && a u d i o _ i n <
DIST23 ) b e g i n
283 a u d i o _ o u t <= DIST24 ;
284 end
285 e l s e i f ( a u d i o _ i n >=DIST25 && a u d i o _ i n <
DIST24 ) b e g i n
286 a u d i o _ o u t <= DIST25 ;
287 end
288 e l s e i f ( a u d i o _ i n >=DIST26 && a u d i o _ i n <
DIST25 ) b e g i n
289 a u d i o _ o u t <= DIST26 ;
290 end
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291 e l s e i f ( a u d i o _ i n >=DIST27 && a u d i o _ i n <
DIST26 ) b e g i n
292 a u d i o _ o u t <= DIST27 ;
293 end
294 e l s e i f ( a u d i o _ i n >=DIST28 && a u d i o _ i n <
DIST27 ) b e g i n
295 a u d i o _ o u t <= DIST28 ;
296 end
297 e l s e i f ( a u d i o _ i n >=DIST29 && a u d i o _ i n <
DIST28 ) b e g i n
298 a u d i o _ o u t <= DIST29 ;
299 end
300 e l s e i f ( a u d i o _ i n >=DIST30 && a u d i o _ i n <
DIST29 ) b e g i n
301 a u d i o _ o u t <= DIST30 ;
302 end
303 e l s e i f ( a u d i o _ i n >=DIST31 && a u d i o _ i n <
DIST30 ) b e g i n
304 a u d i o _ o u t <= DIST31 ;
305 end
306 e l s e i f ( a u d i o _ i n >=DIST32 && a u d i o _ i n <
DIST31 ) b e g i n
307 a u d i o _ o u t <= DIST32 ;
308 end
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309 e l s e i f ( a u d i o _ i n >=DIST33 && a u d i o _ i n <
DIST32 ) b e g i n
310 a u d i o _ o u t <= DIST33 ;
311 end
312 e l s e i f ( a u d i o _ i n >=DIST34 && a u d i o _ i n <
DIST33 ) b e g i n
313 a u d i o _ o u t <= DIST34 ;
314 end
315 e l s e i f ( a u d i o _ i n >=DIST35 && a u d i o _ i n <
DIST34 ) b e g i n
316 a u d i o _ o u t <= DIST35 ;
317 end
318 e l s e i f ( a u d i o _ i n >=DIST36 && a u d i o _ i n <
DIST35 ) b e g i n
319 a u d i o _ o u t <= DIST36 ;
320 end
321 e l s e i f ( a u d i o _ i n >=DIST37 && a u d i o _ i n <
DIST36 ) b e g i n
322 a u d i o _ o u t <= DIST37 ;
323 end
324 e l s e i f ( a u d i o _ i n >=DIST38 && a u d i o _ i n <
DIST37 ) b e g i n
325 a u d i o _ o u t <= DIST38 ;
326 end
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327 e l s e i f ( a u d i o _ i n >=DIST39 && a u d i o _ i n <
DIST38 ) b e g i n
328 a u d i o _ o u t <= DIST39 ;
329 end
330
331 / / Catch c a s e
332 e l s e b e g i n / / i f ( a u d i o _ i n < DIST24 ) b e g i n
333 a u d i o _ o u t <= a u d i o _ i n ; / / P l u s one f o r
debugg ing b u t n o t n o t i c a b l e i n






339 / / − Nega t ive
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
340 e l s e i f ( a u d i o _ i n [ 2 3 ] == 1) b e g i n
341
342 / / NOTE − w h i l e t h e e q u a l i t y l o o k s f uc ke d . . . t h e
e q u a l i t y i s b i t w i s e which does n o t a c t u a l l y
a c c o u n t
343 / / f o r t h e s i g n a g e . . . on ly t h e b i n a r y v a l u e
− don t l e t t h i s t r i p you up a t 3am i d i o t !
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344 i f ( − a u d i o _ i n >= l e v e l ) b e g i n
345 a u d i o _ o u t <= − l e v e l ;
346 end
347 e l s e i f ( − a u d i o _ i n >= DIST1 && − a u d i o _ i n <
l e v e l ) b e g i n
348 a u d i o _ o u t <= −DIST1 ;
349 end
350 e l s e i f ( − a u d i o _ i n >=DIST2 && − a u d i o _ i n <
DIST1 ) b e g i n
351 a u d i o _ o u t <= −DIST2 ;
352 end
353 e l s e i f ( − a u d i o _ i n >=DIST3 && − a u d i o _ i n <
DIST2 ) b e g i n
354 a u d i o _ o u t <= −DIST3 ;
355 end
356 e l s e i f ( − a u d i o _ i n >=DIST4 && − a u d i o _ i n <
DIST3 ) b e g i n
357 a u d i o _ o u t <= −DIST4 ;
358 end
359 e l s e i f ( − a u d i o _ i n >=DIST5 && − a u d i o _ i n <
DIST4 ) b e g i n
360 a u d i o _ o u t <= −DIST5 ;
361 end
362 e l s e i f ( − a u d i o _ i n >=DIST6 && − a u d i o _ i n <
DIST5 ) b e g i n
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363 a u d i o _ o u t <= −DIST6 ;
364 end
365 e l s e i f ( − a u d i o _ i n >=DIST7 && − a u d i o _ i n <
DIST6 ) b e g i n
366 a u d i o _ o u t <= −DIST7 ;
367 end
368 e l s e i f ( − a u d i o _ i n >=DIST8 && − a u d i o _ i n <
DIST7 ) b e g i n
369 a u d i o _ o u t <= −DIST8 ;
370 end
371 e l s e i f ( − a u d i o _ i n >=DIST9 && − a u d i o _ i n <
DIST8 ) b e g i n
372 a u d i o _ o u t <= −DIST9 ;
373 end
374 e l s e i f ( − a u d i o _ i n >=DIST10 && − a u d i o _ i n <
DIST9 ) b e g i n
375 a u d i o _ o u t <= −DIST10 ;
376 end
377 e l s e i f ( − a u d i o _ i n >=DIST11 && − a u d i o _ i n <
DIST10 ) b e g i n
378 a u d i o _ o u t <= −DIST11 ;
379 end
380 e l s e i f ( − a u d i o _ i n >=DIST12 && − a u d i o _ i n <
DIST11 ) b e g i n
381 a u d i o _ o u t <= −DIST12 ;
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382 end
383 e l s e i f ( − a u d i o _ i n >=DIST13 && − a u d i o _ i n <
DIST12 ) b e g i n
384 a u d i o _ o u t <= −DIST13 ;
385 end
386 e l s e i f ( − a u d i o _ i n >=DIST14 && − a u d i o _ i n <
DIST13 ) b e g i n
387 a u d i o _ o u t <= −DIST14 ;
388 end
389 e l s e i f ( − a u d i o _ i n >=DIST15 && − a u d i o _ i n <
DIST14 ) b e g i n
390 a u d i o _ o u t <= −DIST15 ;
391 end
392 e l s e i f ( − a u d i o _ i n >=DIST16 && − a u d i o _ i n <
DIST15 ) b e g i n
393 a u d i o _ o u t <= −DIST16 ;
394 end
395 e l s e i f ( − a u d i o _ i n >=DIST17 && − a u d i o _ i n <
DIST16 ) b e g i n
396 a u d i o _ o u t <= −DIST17 ;
397 end
398 e l s e i f ( − a u d i o _ i n >=DIST18 && − a u d i o _ i n <
DIST17 ) b e g i n
399 a u d i o _ o u t <= −DIST18 ;
400 end
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401 e l s e i f ( − a u d i o _ i n >=DIST19 && − a u d i o _ i n <
DIST18 ) b e g i n
402 a u d i o _ o u t <= −DIST19 ;
403 end
404 e l s e i f ( − a u d i o _ i n >=DIST20 && − a u d i o _ i n <
DIST19 ) b e g i n
405 a u d i o _ o u t <= −DIST20 ;
406 end
407 e l s e i f ( − a u d i o _ i n >=DIST21 && − a u d i o _ i n <
DIST20 ) b e g i n
408 a u d i o _ o u t <= −DIST21 ;
409 end
410 e l s e i f ( − a u d i o _ i n >=DIST22 && − a u d i o _ i n <
DIST21 ) b e g i n
411 a u d i o _ o u t <= −DIST22 ;
412 end
413 e l s e i f ( − a u d i o _ i n >=DIST23 && − a u d i o _ i n <
DIST22 ) b e g i n
414 a u d i o _ o u t <= −DIST23 ;
415 end
416 e l s e i f ( − a u d i o _ i n >=DIST24 && − a u d i o _ i n <
DIST23 ) b e g i n
417 a u d i o _ o u t <= −DIST24 ;
418 end
II-45
419 e l s e i f ( − a u d i o _ i n >=DIST25 && − a u d i o _ i n <
DIST24 ) b e g i n
420 a u d i o _ o u t <= −DIST25 ;
421 end
422 e l s e i f ( − a u d i o _ i n >=DIST26 && − a u d i o _ i n <
DIST25 ) b e g i n
423 a u d i o _ o u t <= −DIST26 ;
424 end
425 e l s e i f ( − a u d i o _ i n >=DIST27 && − a u d i o _ i n <
DIST26 ) b e g i n
426 a u d i o _ o u t <= −DIST27 ;
427 end
428 e l s e i f ( − a u d i o _ i n >=DIST28 && − a u d i o _ i n <
DIST27 ) b e g i n
429 a u d i o _ o u t <= −DIST28 ;
430 end
431 e l s e i f ( − a u d i o _ i n >=DIST29 && − a u d i o _ i n <
DIST28 ) b e g i n
432 a u d i o _ o u t <= −DIST29 ;
433 end
434 e l s e i f ( − a u d i o _ i n >=DIST30 && − a u d i o _ i n <
DIST29 ) b e g i n
435 a u d i o _ o u t <= −DIST30 ;
436 end
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437 e l s e i f ( − a u d i o _ i n >=DIST31 && − a u d i o _ i n <
DIST30 ) b e g i n
438 a u d i o _ o u t <= −DIST31 ;
439 end
440 e l s e i f ( − a u d i o _ i n >=DIST32 && − a u d i o _ i n <
DIST31 ) b e g i n
441 a u d i o _ o u t <= −DIST32 ;
442 end
443 e l s e i f ( − a u d i o _ i n >=DIST33 && − a u d i o _ i n <
DIST32 ) b e g i n
444 a u d i o _ o u t <= −DIST33 ;
445 end
446 e l s e i f ( − a u d i o _ i n >=DIST34 && − a u d i o _ i n <
DIST33 ) b e g i n
447 a u d i o _ o u t <= −DIST34 ;
448 end
449 e l s e i f ( − a u d i o _ i n >=DIST35 && − a u d i o _ i n <
DIST34 ) b e g i n
450 a u d i o _ o u t <= −DIST35 ;
451 end
452 e l s e i f ( − a u d i o _ i n >=DIST36 && − a u d i o _ i n <
DIST35 ) b e g i n
453 a u d i o _ o u t <= −DIST36 ;
454 end
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455 e l s e i f ( − a u d i o _ i n >=DIST37 && − a u d i o _ i n <
DIST36 ) b e g i n
456 a u d i o _ o u t <= −DIST37 ;
457 end
458 e l s e i f ( − a u d i o _ i n >=DIST38 && − a u d i o _ i n <
DIST37 ) b e g i n
459 a u d i o _ o u t <= −DIST38 ;
460 end
461 e l s e i f ( − a u d i o _ i n >=DIST39 && − a u d i o _ i n <
DIST38 ) b e g i n
462 a u d i o _ o u t <= −DIST39 ;
463 end
464
465 / / Catch c a s e
466 e l s e b e g i n
467 a u d i o _ o u t <= a u d i o _ i n ; / / P l u s one f o r
debugg ing b u t n o t n o t i c a b l e i n




471 / / e l s e
472 / / a u d i o _ o u t = a u d i o _ i n ; / / t e s t v a l u e t o s e e
why i t s n o t e n t e r i n g loop
473 end / / End p e d a l ON
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474
475 / / P e d a l i s i n o f f s t a t e
476 e l s e b e g i n
477 a u d i o _ o u t <= a u d i o _ i n ; / / t e s t v a l u e t o s e e why i t s
n o t e n t e r i n g loop
478 end
479 D i s t o r t i o n L E D <= PedalON ;
480 end / / ALWAYS2
481 endmodule
Listing II.5: Distortion Algorithm Verilog File
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Distortion Pedal Test Bench Code
1 / / ‘ t i m e s c a l e 1 ps / 1 ps
2
3 / / module c w b _ d i s t o r t i o n _ t b ;
4 / / r e g [ 2 3 : 0 ] a u d i o _ i n _ t b ;
5 / / w i r e [ 2 3 : 0 ] a u d i o _ o u t _ t b ;
6 / / r e g s y s _ c l k _ t b ;
7 / / r e g [ 7 : 0 ] e n a b l e _ t b ;
8 / / r e g [ 1 1 : 0 ] d i s t o r t i o n _ t b ;
9 / / r e g [ 1 1 : 0 ] l e v e l _ t b ;
10
11 module c w b _ d i s t o r t i o n _ t b ;
12 / / −new module
13 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
14 r e g s y s _ c l k ;
15 r e g [ 7 : 0 ] I2C_ADDR ;
16 r e g ENABLE_I2C_data_move ;
17 r e g [ 7 : 0 ] ADC1; / / Leve l
18 r e g [ 7 : 0 ] ADC2; / / D i s t o r t i o n
19 r e g [ 7 : 0 ] ADC3; / / Not Used
20 r e g [ 7 : 0 ] ADC4; / / Not Used
21 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
22 wi r e D i s t o r t i o n L E D ;
23 i n t e g e r i ;
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24
25 C W B _ d i s t o r t i o n _ p e d a l DUT ( . a u d i o _ i n ( a u d i o _ i n ) ,
26 . s y s _ c l k ( s y s _ c l k ) ,
27 . I2C_ADDR ( I2C_ADDR ) ,
28 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move )
,
29 . ADC1(ADC1) ,
30 . ADC2(ADC2) ,
31 . ADC3(ADC3) ,
32 . ADC4(ADC4) ,
33 . a u d i o _ o u t ( a u d i o _ o u t ) ,
34 . D i s t o r t i o n L E D ( D i s t o r t i o n L E D ) ) ;
35
36 / / De f in e Clock I n t e r v a l
37 a lways #1 s y s _ c l k = ~ s y s _ c l k ;
38
39 i n i t i a l
40 b e g i n
41 s y s _ c l k <= 0 ;
42 I2C_ADDR <= 8 ’ h46 ;
43 ENABLE_I2C_data_move <= 1 ;
44 a u d i o _ i n <= 0 ;
45 ADC1 <= 250 ; / / 0−255 Range
46 ADC2 <=127; / / 0−255 Range





51 / / Give some t ime
52 f o r ( i =1 ; i <100000; i = i +10) b e g i n
53 #2 a u d i o _ i n <= i ;
54 end
55
56 f o r ( i =100000; i > −100000; i = i −10) b e g i n
57 #2 a u d i o _ i n <= i ;
58 end
59
60 f o r ( i = −100000; i <0 ; i = i +10) b e g i n
61 #2 a u d i o _ i n <= i ;
62 end
63
64 / / T e s t 2−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
65 ADC1 <= 1 6 ; / / 0−255 Range
66 ADC2 <=127; / / 0−255 Range
67
68 f o r ( i =1 ; i <100000; i = i +10) b e g i n
69 #2 a u d i o _ i n <= i ;
70 end
71
72 f o r ( i =100000; i > −100000; i = i −10) b e g i n
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73 #2 a u d i o _ i n <= i ;
74 end
75
76 f o r ( i = −100000; i <0 ; i = i +10) b e g i n
77 #2 a u d i o _ i n <= i ;
78 end
79
80 / / T e s t 3−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
81 ADC1 <= 1 6 ; / / 0−255 Range
82 ADC2 <=255; / / 0−255 Range
83
84 f o r ( i =1 ; i <100000; i = i +10) b e g i n
85 #2 a u d i o _ i n <= i ;
86 end
87
88 f o r ( i =100000; i > −100000; i = i −10) b e g i n
89 #2 a u d i o _ i n <= i ;
90 end
91
92 f o r ( i = −100000; i <0 ; i = i +10) b e g i n
93 #2 a u d i o _ i n <= i ;
94 end
95
96 / / T e s t 4−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
97 ADC1 <= 6 4 ; / / 0−255 Range
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98 ADC2 <=16; / / 0−255 Range
99
100 f o r ( i =1 ; i <300000; i = i +100) b e g i n
101 #2 a u d i o _ i n <= i ;
102 end
103
104 f o r ( i =300000; i > −300000; i = i −100) b e g i n
105 #2 a u d i o _ i n <= i ;
106 end
107
108 f o r ( i = −300000; i <0 ; i = i +100) b e g i n
109 #2 a u d i o _ i n <= i ;
110 end
111
112 / / T e s t 5−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
113 ADC1 <= 6 4 ; / / 0−255 Range
114 ADC2 <= 6 4 ; / / 0−255 Range
115
116 f o r ( i =1 ; i <300000; i = i +10) b e g i n
117 #2 a u d i o _ i n <= i ;
118 end
119
120 f o r ( i =300000; i > −300000; i = i −10) b e g i n




124 f o r ( i = −300000; i <0 ; i = i +10) b e g i n
125 #2 a u d i o _ i n <= i ;
126 end
127




Listing II.6: Distortion Algorithm Verilog Test Bench File
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Delay Pedal Code
1 module cwb_delay (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1, / / Time S tep
7 i n p u t [ 7 : 0 ] ADC2, / / Dry / Wet Mix
8 i n p u t [ 7 : 0 ] ADC3, / / FIR / NOTFIR ( 1 / 0 )
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g DelayLED ) ;
12 / / o u t p u t r e g [ 1 5 : 0 ] ADDR1out ,
13 / / o u t p u t r e g [ 1 5 : 0 ] ADDR2out ,
14 / / o u t p u t r e g [ 1 5 : 0 ] Max_DelayOUT ,
15 / / o u t p u t r e g [ 2 3 : 0 ] BRAM_OUT) ;
16
17 p a r a m e t e r Samples = 65536 ;
18 p a r a m e t e r Dwidth = 1 6 ;
19
20 / / C o n t r o l R e g i s t e r s
21 r e g PedalONDelay = 0 ;
22
23 r e g [ 7 : 0 ] ADC1reg = 0 ;
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24 r e g [ 7 : 0 ] ADC2reg = 0 ;
25 r e g [ 7 : 0 ] ADC3reg = 0 ;
26 / / r e g [ 7 : 0 ] ADC4reg = 0 ;
27
28 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
29 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
30 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
31 / / r e g [ 7 : 0 ] ADC4regtemp = 0 ;
32
33 / /RAM s p e c i f i c R e g i s t e r s
34 r e g s i g n e d [ 2 3 : 0 ] tempRAM = 0 ;
35 wi r e WEN = 1 ;
36 r e g [ Dwidth − 1 : 0 ] Addr1 = 0 ;
37 r e g [ Dwidth − 1 : 0 ] Addr2 = 15 ’ b000000000000001 ;
38 wi r e [ Dwidth − 1 : 0 ] Addr1_IN ;
39 wi r e [ Dwidth − 1 : 0 ] Addr2_IN ;
40
41 r e g s i g n e d [ 2 3 : 0 ] Din ;
42 wi r e s i g n e d [ 2 3 : 0 ] Dout ;
43 r e g [ Dwidth − 1 : 0 ] Max_Delay ; / / = Samples −1;
44 r e g [ Dwidth − 1 : 0 ] i = 0 ;
45
46 / / B u f f e r v a r i a b l e s
47 r e g s i g n e d [ 3 1 : 0 ] temp_Din ;
48 r e g s i g n e d [ 2 3 : 0 ] Din_accum ;
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49 r e g s i g n e d [ 2 3 : 0 ] t e m p _ a u d i o _ i n ;
50 r e g s i g n e d [ 2 3 : 0 ] Dou t_c locked ;
51
52 r e g i s F I R ;
53 / / Dont t h i n k I need t h i s c a u s e n o t u s i n g p r e s e t s − r a t h e r
POTs
54
55 / / C a l l BRAM t o be used i n t h i s b l o c k
56 / / The f o l l o w i n g must be i n s e r t e d i n t o your V e r i l o g f i l e f o r
t h i s
57 / / c o r e t o be i n s t a n t i a t e d . Change t h e i n s t a n c e name and p o r t
c o n n e c t i o n s
58 / / ( i n p a r e n t h e s e s ) t o your own s i g n a l names .
59 blk_mem_gen_0 DelayBRAM (
60 . c l k a ( s y s _ c l k ) , / / i n p u t w i r e c l k a
61 . wea (WEN) , / / i n p u t w i r e [0 : 0 ] wea
62 . a d d r a ( Addr1_IN ) , / / i n p u t w i r e [14 : 0 ] a d d r a
63 . d i n a ( Din ) , / / i n p u t w i r e [23 : 0 ] d i n a
64 . c l k b ( s y s _ c l k ) , / / i n p u t w i r e c l k b
65 . addrb ( Addr2_IN ) , / / i n p u t w i r e [14 : 0 ] addrb
66 . dou tb ( Dout ) / / o u t p u t w i r e [23 : 0 ] dou tb
67 ) ;
68 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
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69 / / C o n t r o l Loop Always b l o c k t o s t o r e ADC d a t a
70 a lways @ ( posedge s y s _ c l k ) b e g i n
71 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
72 i f ( I2C_ADDR == 8 ’ h49 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
73 i f (ADC1+ADC2+ADC3 != 0) b e g i n / / t h i s w i l l be
used l a t e r a s a a u d i o b ypa s s
74 PedalONDelay = 1 ;
75 end e l s e b e g i n
76 PedalONDelay = 0 ;
77 end
78 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
79 ADC1reg = ADC1;
80 ADC2reg = ADC2;
81 ADC3reg = ADC3;
82 / / ADC4reg = ADC4;
83
84 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
85 ADC1regtemp = ADC1reg ;
86 ADC2regtemp = ADC2reg ;
87 ADC3regtemp = ADC3reg ;
88 / / ADC4regtemp = ADC4reg ;
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89 end e l s e b e g i n
90 ADC1reg = ADC1reg ;
91 ADC2reg = ADC2reg ;
92 ADC3reg = ADC3reg ;
93 / / ADC4reg = ADC4reg ;
94 end
95 end e l s e b e g i n
96 / / nop ?
97 end
98 / / end / / end a lways
99
100 / / −−Main P r o c e s s
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
101 / / a lways @( posedge s y s _ c l k ) b e g i n / / Address i n d e x i n g
102 Max_Delay = {ADC1reg , 8 ’ b11111110 } ;
103 i s F I R = ADC3reg [ 7 ] ; / / 1 = f i r , 0 = I IR
104 DelayLED = PedalONDelay ; / / S e t LED v a l u e
105 / / Max_DelayOUT = Max_Delay ; / / Debug
106 / / end
107
108 / / a lways @( posedge s y s _ c l k ) b e g i n / / Address i n d e x i n g
109 i f ( Addr1 == Max_Delay −2) b e g i n
110 Addr1 = 15 ’ b000000000000000 ;
111 end
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112 e l s e b e g i n
113 Addr1 = Addr1 + 1 ;
114 end
115 / / ADDR1out = Addr1 ; / / Debug
116 / / end
117
118 / / a lways @( posedge s y s _ c l k ) b e g i n / / Address i n d e x i n g
119 / / i f ( Addr2 == Max_Delay − 2 && PedalONDelay == 1)
b e g i n
120 i f ( Addr2 == Max_Delay − 2) b e g i n
121 Addr2 = 15 ’ b000000000000000 ;
122 end
123 e l s e b e g i n
124 Addr2 = Addr2 + 1 ;
125 end
126 / / ADDR2out = Addr2 ;
127 / / Col l i s ionRW <= ( Addr2 ==Addr1 ) ;
128 / / end
129
130
131 / / a lways @( posedge s y s _ c l k ) b e g i n / / Main a u d i o p r o c e s s s i n g
b l o c k
132 / / S t a r t c a l l i n g t h e d e l a y i n t o BRAM
133 i f ( PedalONDelay == 0) b e g i n / / Device OFF
134 Din = 24 ’ b000000000000000000000000 ;
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135 a u d i o _ o u t = a u d i o _ i n ;
136 end
137 e l s e i f ( PedalONDelay == 1) b e g i n
138 / / r e a d v a l u e from BRAM
139 tempRAM = Dout ;
140 / / BRAM_OUT = tempRAM ; / / DEBUG
141 a u d i o _ o u t = a u d i o _ i n + tempRAM ;
142
143 / / Outpu t s t a t g e s
144 / / FIR i m p l e m e n t a t i o n −> on ly r e p e a t s one n o t e
and i s working
145 i f ( i s F I R == 1) b e g i n
146 i f ( a u d i o _ i n [ 2 3 ] == 0) b e g i n / / p o s i t i v e
147 t e m p _ a u d i o _ i n = a u d i o _ i n ;
148 temp_Din = t e m p _ a u d i o _ i n *ADC2reg ; / / Q24
. 0 * Q0.8= Q24 . 8
149 Din = ( temp_Din [ 3 1 : 8 ] ) ;
150 end
151 e l s e b e g i n / / n e g a t i v e
152 t e m p _ a u d i o _ i n = − a u d i o _ i n ;
153 temp_Din = t e m p _ a u d i o _ i n *ADC2reg ; / / Q24
. 0 * Q0.8= Q24 . 8





158 / / I IR i m p l e m e n t a t i o n −> c o n t i n u a l f e e d b a c k
159 e l s e b e g i n
160 Din_accum = a u d i o _ i n +tempRAM ;
161 i f ( Din_accum [ 2 3 ] == 0) b e g i n / / p o s i t i v e
162 t e m p _ a u d i o _ i n = Din_accum ;
163 temp_Din = t e m p _ a u d i o _ i n *ADC2reg ; / / Q24
. 0 * Q0.8= Q24 . 8
164 Din = temp_Din [ 3 1 : 8 ] ;
165 end
166 e l s e b e g i n / / n e g a t i v e
167 t e m p _ a u d i o _ i n = −Din_accum ;
168 temp_Din = t e m p _ a u d i o _ i n *ADC2reg ; / / Q24
. 0 * Q0.8= Q24 . 8
169 Din = −temp_Din [ 3 1 : 8 ] ;
170 end
171 end / / End I IR
172 end / / end p e d a l on c a s e
173 end
174
175 a s s i g n Addr1_IN = Addr1 ;




Listing II.7: Delay Algorithm Verilog File
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Delay Pedal Test Bench Code
1 ‘ t i m e s c a l e 1 us / 1 ns
2
3 module cwb_de lay_ tb ;
4 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
5 r e g s y s _ c l k ;
6 r e g [ 7 : 0 ] I2C_ADDR ;
7 r e g ENABLE_I2C_data_move ;
8 r e g [ 7 : 0 ] ADC1; / / Delay t ime
9 r e g [ 7 : 0 ] ADC2; / / Depth
10 r e g [ 7 : 0 ] ADC3; / / i s F I R
11 r e g [ 7 : 0 ] ADC4; / / Not Used
12 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
13 wi r e DelayLED ;
14 wi r e [ 1 4 : 0 ] ADDR1out ;
15 wi r e [ 1 4 : 0 ] ADDR2out ;
16 wi r e [ 1 4 : 0 ] Max_DelayOUT ;
17 i n t e g e r i ;
18 i n t e g e r j ;
19 i n t e g e r I t e r = 5 ;
20 i n t e g e r I t e r 2 = 2 5 ;
21 wi r e s i g n e d [ 2 3 : 0 ] BRAM_OUT;
22
23 cwb_delay d u t ( . a u d i o _ i n ( a u d i o _ i n ) ,
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24 . s y s _ c l k ( s y s _ c l k ) ,
25 . I2C_ADDR ( I2C_ADDR ) ,
26 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move ) ,
27 . ADC1(ADC1) ,
28 . ADC2(ADC2) ,
29 . ADC3(ADC3) ,
30 . ADC4(ADC4) ,
31 . a u d i o _ o u t ( a u d i o _ o u t ) ,
32 . DelayLED ( DelayLED ) ) ;
33 / / . ADDR1out ( ADDR1out ) ,
34 / / . ADDR2out ( ADDR2out ) ,
35 / / . Max_DelayOUT ( Max_DelayOUT ) ,
36 / / .BRAM_OUT(BRAM_OUT) ) ;
37
38 / / De f in e Clock I n t e r v a l
39 a lways #5 s y s _ c l k = ~ s y s _ c l k ;
40
41 i n i t i a l
42 b e g i n
43 s y s _ c l k <= 0 ;
44 I2C_ADDR <= 8 ’ h49 ;
45 ENABLE_I2C_data_move <= 1 ;
46 a u d i o _ i n <= 0 ;
47
48 ADC1 <= 0 ; / / 0−255 Range − Time
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49 ADC2 <=0; / / 0−255 Range − Dry / WetMix
50 ADC3 <=0; / / 0−255 Range − FIR ( 1 ) / I IR ( 0 )
51 / / I n a c t i v e
52
53 #50000 ADC1 <= 255 ; / / 0−255 Range − Time
54 ADC2 <=255; / / 0−255 Range − Dry / WetMix
55 ADC3 <=255; / / 0−255 Range − FIR ( 1 ) / I IR ( 0 )
56
57
58 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
59 / / Give some t ime
60 f o r ( i =1 ; i <150000; i = i +1000) b e g i n
61 #10 a u d i o _ i n <= i ;
62 end
63
64 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
65 #10 a u d i o _ i n <= i ;
66 end
67 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n




72 f o r ( j =1 ; j < I t e r 2 ; j = j +1) b e g i n
73 / / Give some t ime
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74 f o r ( i =1 ; i <300000; i = i +1000) b e g i n
75 #10 a u d i o _ i n <= i ;
76 end
77
78 f o r ( i =300000; i > −300000; i = i −1000) b e g i n
79 #10 a u d i o _ i n <= i ;
80 end
81 f o r ( i = −300000; i <1 ; i = i +1000) b e g i n





87 ADC1 <= 100 ; / / 0−255 Range − Time
88 ADC2 <=128; / / 0−255 Range − Dry / WetMix
89 ADC3 <=0; / / 0−255 Range − FIR ( 1 ) / I IR ( 0 )
90
91
92 f o r ( j =1 ; j < I t e r 2 ; j = j +1) b e g i n
93 / / Give some t ime
94 f o r ( i =1 ; i <300000; i = i +1000) b e g i n
95 #10 a u d i o _ i n <= i ;
96 end
97
98 f o r ( i =300000; i > −300000; i = i −1000) b e g i n
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99 #10 a u d i o _ i n <= i ;
100 end
101 f o r ( i = −300000; i <1 ; i = i +1000) b e g i n








Listing II.8: Delay Algorithm Verilog Test Bench File
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Chorus Pedal Code
1 module cwb_chorus (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1, / / Max Delay
7 i n p u t [ 7 : 0 ] ADC2, / / Dry / Wet Mix
8 i n p u t [ 7 : 0 ] ADC3, / / LO d e p t h
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g ChorusLED ,
12 o u t p u t r e g [ 1 5 : 0 ] Addr1_debug ,
13 o u t p u t r e g [ 1 5 : 0 ] Addr2_debug ,
14 o u t p u t r e g s i g n e d [ 1 6 : 0 ] k_debug ,
15 o u t p u t r e g s i g n e d [ 2 3 : 0 ] Chorus1 ,
16 o u t p u t r e g s i g n e d [ 2 3 : 0 ] BRAMOUT,
17 o u t p u t r e g Conf l ic t ingWR ,
18 o u t p u t r e g DIR_DEBUG ,
19 o u t p u t r e g [ 1 5 : 0 ] MAXDELAY_DEBUG,
20 o u t p u t r e g [ 1 5 : 0 ] Index_DEBUG ) ;
21
22 p a r a m e t e r Dwidth = 1 6 ;
23 p a r a m e t e r LO_depth = 5 ; / / How d e e p t h t h e LO e x t e n d s
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24
25 / / C o n t r o l R e g i s t e r s
26 r e g PedalON = 0 ;
27
28 r e g [ 7 : 0 ] ADC1reg = 0 ;
29 r e g [ 7 : 0 ] ADC2reg = 0 ;
30 r e g [ 7 : 0 ] ADC3reg = 0 ;
31 / / r e g [ 7 : 0 ] ADC4reg = 0 ;
32
33 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
34 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
35 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
36 / / r e g [ 7 : 0 ] ADC4regtemp = 0 ;
37
38 / /RAM s p e c i f i c R e g i s t e r s
39 r e g s i g n e d [ 2 3 : 0 ] tempRAM = 0 ;
40 r e g WEN = 1 ;
41 r e g [ Dwidth − 1 : 0 ] Addr1 = 16 ’ b0000000000000000 ;
42 r e g [ Dwidth − 1 : 0 ] Addr2 = 16 ’ b0000000000000000 ;
43 / / O f f s e t by t h e number o f i n t e r p o l a t i o n memory
44 r e g s i g n e d [ 2 3 : 0 ] Din ;
45 wi r e s i g n e d [ 2 3 : 0 ] Dout ;
46 r e g [ 3 1 : 0 ] temp_Din ;




50 / / LO and Chorus S p e c i f i c
51 r e g [ Dwidth − 1 : 0 ] Max_Delay ; / / = Samples −1;
52 r e g [ Dwidth − 1 : 0 ] LO_freq ;
53 r e g [ Dwidth − 1 : 0 ] LO_counter = 0 ;
54 r e g LO_change = 0 ;
55
56 r e g [ Dwidth − 1 : 0 ] i = 16 ’ b0000000000000001 ; / / used f o r
ADDR2 memory p o i n t i n g
57 r e g [ Dwidth − 1 : 0 ] k = 16 ’ b0000000000000000 ; / / 500 minimum
/ / Used f o r c h o r u s LO i n d e x
58 r e g s i g n e d [ 7 : 0 ] LO_dep th_coun te r = 0 ;
59
60 / / R e g i s t e r s used t o implement L i n e a r I n t e r p o l a t i o n −
I n t e r p o l a t i o n by f a c t o r o f 2
61 r e g LO_dir = 1 ; / / 1 f o r up and 0 f o r down
62 r e g [ 1 5 : 0 ] i n t e r p _ i n d e x = 16 ’ h0000 ;
63
64 r e g s i g n e d [ 2 3 : 0 ] DelayRead0 ;
65 r e g s i g n e d [ 2 3 : 0 ] DelayRead1 ;
66 r e g s i g n e d [ 2 3 : 0 ] DelayRead2 ;
67 r e g s i g n e d [ 2 3 : 0 ] DelayRead3 ;
68 r e g s i g n e d [ 2 3 : 0 ] DelayRead4 ;
69 r e g s i g n e d [ 2 3 : 0 ] DelayRead5 ;
70 r e g s i g n e d [ 2 3 : 0 ] DelayRead6 ;
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71 r e g s i g n e d [ 2 3 : 0 ] DelayRead7 ;
72 r e g s i g n e d [ 2 3 : 0 ] DelayRead8 ;
73 r e g s i g n e d [ 2 3 : 0 ] DelayRead9 ;
74 r e g s i g n e d [ 2 3 : 0 ] DelayRead10 ;
75 r e g s i g n e d [ 2 3 : 0 ] DelayRead11 ;
76 r e g s i g n e d [ 2 3 : 0 ] DelayRead12 ;
77 r e g s i g n e d [ 2 3 : 0 ] DelayRead13 ;
78 r e g s i g n e d [ 2 3 : 0 ] DelayRead14 ;
79 r e g s i g n e d [ 2 3 : 0 ] DelayRead15 ;
80 r e g s i g n e d [ 2 3 : 0 ] DelayRead16 ;
81 r e g s i g n e d [ 2 3 : 0 ] DelayRead17 ;
82 r e g s i g n e d [ 2 3 : 0 ] DelayRead18 ;
83 r e g s i g n e d [ 2 3 : 0 ] DelayRead19 ;
84 r e g s i g n e d [ 2 3 : 0 ] DelayRead20 ;
85 r e g s i g n e d [ 2 3 : 0 ] DelayRead21 ;
86 r e g s i g n e d [ 2 3 : 0 ] DelayRead22 ;
87 r e g s i g n e d [ 2 3 : 0 ] DelayRead23 ;
88 r e g s i g n e d [ 2 3 : 0 ] DelayRead24 ;
89 r e g s i g n e d [ 2 3 : 0 ] DelayRead25 ;
90 r e g s i g n e d [ 2 3 : 0 ] DelayRead26 ;
91 r e g s i g n e d [ 2 3 : 0 ] DelayRead27 ;
92 r e g s i g n e d [ 2 3 : 0 ] DelayRead28 ;
93 r e g s i g n e d [ 2 3 : 0 ] DelayRead29 ;
94 r e g s i g n e d [ 2 3 : 0 ] DelayRead30 ;
95 r e g s i g n e d [ 2 3 : 0 ] DelayRead31 ;
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96 r e g s i g n e d [ 2 3 : 0 ] DelayRead32 ;
97 r e g s i g n e d [ 2 3 : 0 ] DelayRead33 ;
98 r e g s i g n e d [ 2 3 : 0 ] DelayRead34 ;
99 r e g s i g n e d [ 2 3 : 0 ] DelayRead35 ;
100 r e g s i g n e d [ 2 3 : 0 ] DelayRead36 ;
101 r e g s i g n e d [ 2 3 : 0 ] DelayRead37 ;
102 r e g s i g n e d [ 2 3 : 0 ] DelayRead38 ;
103 r e g s i g n e d [ 2 3 : 0 ] DelayRead39 ;
104 r e g s i g n e d [ 2 3 : 0 ] DelayRead40 ;
105 r e g s i g n e d [ 2 3 : 0 ] DelayRead41 ;
106 r e g s i g n e d [ 2 3 : 0 ] DelayRead42 ;
107 r e g s i g n e d [ 2 3 : 0 ] DelayRead43 ;
108 r e g s i g n e d [ 2 3 : 0 ] DelayRead44 ;
109 r e g s i g n e d [ 2 3 : 0 ] DelayRead45 ;
110 r e g s i g n e d [ 2 3 : 0 ] DelayRead46 ;
111 r e g s i g n e d [ 2 3 : 0 ] DelayRead47 ;
112 r e g s i g n e d [ 2 3 : 0 ] DelayRead48 ;
113 r e g s i g n e d [ 2 3 : 0 ] DelayRead49 ;
114 r e g s i g n e d [ 2 3 : 0 ] DelayRead50 ;
115 r e g s i g n e d [ 2 3 : 0 ] DelayRead51 ;
116 r e g s i g n e d [ 2 3 : 0 ] DelayRead52 ;
117 r e g s i g n e d [ 2 3 : 0 ] DelayRead53 ;
118 r e g s i g n e d [ 2 3 : 0 ] DelayRead54 ;
119 r e g s i g n e d [ 2 3 : 0 ] DelayRead55 ;
120 r e g s i g n e d [ 2 3 : 0 ] DelayRead56 ;
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121 r e g s i g n e d [ 2 3 : 0 ] DelayRead57 ;
122 r e g s i g n e d [ 2 3 : 0 ] DelayRead58 ;
123 r e g s i g n e d [ 2 3 : 0 ] DelayRead59 ;
124 r e g s i g n e d [ 2 3 : 0 ] DelayRead60 ;
125 r e g s i g n e d [ 2 3 : 0 ] DelayRead61 ;
126 r e g s i g n e d [ 2 3 : 0 ] DelayRead62 ;
127 r e g s i g n e d [ 2 3 : 0 ] DelayRead63 ;
128 r e g s i g n e d [ 2 3 : 0 ] DelayRead64 ;
129 r e g s i g n e d [ 2 3 : 0 ] DelayRead65 ;
130 r e g s i g n e d [ 2 3 : 0 ] DelayRead66 ;
131 r e g s i g n e d [ 2 3 : 0 ] DelayRead67 ;
132 r e g s i g n e d [ 2 3 : 0 ] DelayRead68 ;
133 r e g s i g n e d [ 2 3 : 0 ] DelayRead69 ;
134 r e g s i g n e d [ 2 3 : 0 ] DelayRead70 ;
135 r e g s i g n e d [ 2 3 : 0 ] DelayRead71 ;
136 r e g s i g n e d [ 2 3 : 0 ] DelayRead72 ;
137 r e g s i g n e d [ 2 3 : 0 ] DelayRead73 ;
138 r e g s i g n e d [ 2 3 : 0 ] DelayRead74 ;
139 r e g s i g n e d [ 2 3 : 0 ] DelayRead75 ;
140 r e g s i g n e d [ 2 3 : 0 ] DelayRead76 ;
141 r e g s i g n e d [ 2 3 : 0 ] DelayRead77 ;
142 r e g s i g n e d [ 2 3 : 0 ] DelayRead78 ;
143 r e g s i g n e d [ 2 3 : 0 ] DelayRead79 ;
144 r e g s i g n e d [ 2 3 : 0 ] DelayRead80 ;
145 r e g s i g n e d [ 2 3 : 0 ] DelayRead81 ;
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146 r e g s i g n e d [ 2 3 : 0 ] DelayRead82 ;
147 r e g s i g n e d [ 2 3 : 0 ] DelayRead83 ;
148 r e g s i g n e d [ 2 3 : 0 ] DelayRead84 ;
149 r e g s i g n e d [ 2 3 : 0 ] DelayRead85 ;
150 r e g s i g n e d [ 2 3 : 0 ] DelayRead86 ;
151 r e g s i g n e d [ 2 3 : 0 ] DelayRead87 ;
152 r e g s i g n e d [ 2 3 : 0 ] DelayRead88 ;
153 r e g s i g n e d [ 2 3 : 0 ] DelayRead89 ;
154 r e g s i g n e d [ 2 3 : 0 ] DelayRead90 ;
155 r e g s i g n e d [ 2 3 : 0 ] DelayRead91 ;
156 r e g s i g n e d [ 2 3 : 0 ] DelayRead92 ;
157 r e g s i g n e d [ 2 3 : 0 ] DelayRead93 ;
158 r e g s i g n e d [ 2 3 : 0 ] DelayRead94 ;
159 r e g s i g n e d [ 2 3 : 0 ] DelayRead95 ;
160 r e g s i g n e d [ 2 3 : 0 ] DelayRead96 ;
161 r e g s i g n e d [ 2 3 : 0 ] DelayRead97 ;
162 r e g s i g n e d [ 2 3 : 0 ] DelayRead98 ;
163 r e g s i g n e d [ 2 3 : 0 ] DelayRead99 ;
164 r e g s i g n e d [ 2 3 : 0 ] DelayRead100 ;
165 r e g s i g n e d [ 2 3 : 0 ] DelayRead101 ;
166 r e g s i g n e d [ 2 3 : 0 ] DelayRead102 ;
167 r e g s i g n e d [ 2 3 : 0 ] DelayRead103 ;
168 r e g s i g n e d [ 2 3 : 0 ] DelayRead104 ;
169 r e g s i g n e d [ 2 3 : 0 ] DelayRead105 ;
170 r e g s i g n e d [ 2 3 : 0 ] DelayRead106 ;
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171 r e g s i g n e d [ 2 3 : 0 ] DelayRead107 ;
172 r e g s i g n e d [ 2 3 : 0 ] DelayRead108 ;
173 r e g s i g n e d [ 2 3 : 0 ] DelayRead109 ;
174 r e g s i g n e d [ 2 3 : 0 ] DelayRead110 ;
175 r e g s i g n e d [ 2 3 : 0 ] DelayRead111 ;
176 r e g s i g n e d [ 2 3 : 0 ] DelayRead112 ;
177 r e g s i g n e d [ 2 3 : 0 ] DelayRead113 ;
178 r e g s i g n e d [ 2 3 : 0 ] DelayRead114 ;
179 r e g s i g n e d [ 2 3 : 0 ] DelayRead115 ;
180 r e g s i g n e d [ 2 3 : 0 ] DelayRead116 ;
181 r e g s i g n e d [ 2 3 : 0 ] DelayRead117 ;
182 r e g s i g n e d [ 2 3 : 0 ] DelayRead118 ;
183 r e g s i g n e d [ 2 3 : 0 ] DelayRead119 ;
184 r e g s i g n e d [ 2 3 : 0 ] DelayRead120 ;
185 r e g s i g n e d [ 2 3 : 0 ] DelayRead121 ;
186 r e g s i g n e d [ 2 3 : 0 ] DelayRead122 ;
187 r e g s i g n e d [ 2 3 : 0 ] DelayRead123 ;
188 r e g s i g n e d [ 2 3 : 0 ] DelayRead124 ;
189 r e g s i g n e d [ 2 3 : 0 ] DelayRead125 ;
190 r e g s i g n e d [ 2 3 : 0 ] DelayRead126 ;
191 r e g s i g n e d [ 2 3 : 0 ] DelayRead127 ;





196 r e g s i g n e d [ 2 3 : 0 ] I n t e r p o l a t i o n _ A c c u m ;
197
198
199 / / C a l l BRAM t o be used i n t h i s b l o c k
200 / / The f o l l o w i n g must be i n s e r t e d i n t o your V e r i l o g f i l e f o r
t h i s
201 / / c o r e t o be i n s t a n t i a t e d . Change t h e i n s t a n c e name and p o r t
c o n n e c t i o n s
202 / / ( i n p a r e n t h e s e s ) t o your own s i g n a l names .
203 chorus_ram ChorusBRAM (
204 . c l k a ( s y s _ c l k ) , / / i n p u t w i r e c l k a
205 . wea (WEN) , / / i n p u t w i r e [0 : 0 ] wea
206 . a d d r a ( Addr1 ) , / / i n p u t w i r e [15 : 0 ] a d d r a
207 . d i n a ( Din ) , / / i n p u t w i r e [23 : 0 ] d i n a
208 . c l k b ( s y s _ c l k ) , / / i n p u t w i r e c l k b
209 . addrb ( Addr2 ) , / / i n p u t w i r e [15 : 0 ] addrb
210 . dou tb ( Dout ) / / o u t p u t w i r e [23 : 0 ] dou tb
211 ) ;
212 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
213 / / C o n t r o l Loop Always b l o c k t o s t o r e ADC d a t a
214 a lways @ ( posedge s y s _ c l k ) b e g i n
215 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
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216 i f ( I2C_ADDR == 8 ’ h47 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
217 i f (ADC1+ADC2+ADC3 != 0) b e g i n / / t h i s w i l l be
used l a t e r a s a a u d i o b ypa s s
218 PedalON = 1 ;
219 end e l s e b e g i n
220 PedalON = 0 ;
221 end
222 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
223 ADC1reg = ADC1;
224 ADC2reg = ADC2;
225 ADC3reg = ADC3;
226 / / ADC4reg = ADC4;
227
228 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
229 ADC1regtemp = ADC1reg ;
230 ADC2regtemp = ADC2reg ;
231 ADC3regtemp = ADC3reg ;
232 / / ADC4regtemp = ADC4reg ;
233 end e l s e b e g i n
234 ADC1reg = ADC1reg ;
235 ADC2reg = ADC2reg ;
236 ADC3reg = ADC3reg ;
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237 / / ADC4reg = ADC4reg ;
238 end
239 end e l s e b e g i n
240 / / nop ?
241 end
242 end / / end a lways
243
244 / / C r e a t e LO Clock
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
245 a lways @ ( posedge s y s _ c l k ) b e g i n
246 LO_freq <= {8 ’ b00000000 , ADC3reg } ;
247
248 i f ( LO_counter < LO_freq ) b e g i n
249 LO_counter <= LO_counter +1;
250 LO_change <= 0 ;
251 end
252 e l s e b e g i n / / g r e a t e r t h a n or e q u a l
253 LO_counter <= 0 ;
254 LO_change <= 1 ;
255 end
256
257 / / Le t LO_dep th_coun te r c o u n t up t o d e p t h and t h e n down
f o r neg d e p t h .
II-80
258 i f ( LO_change == 1 && LO_dir == 1 && i n t e r p _ i n d e x <
1023) b e g i n / / c o u n t up
259 i n t e r p _ i n d e x <= i n t e r p _ i n d e x + 1 ;
260 end
261 e l s e i f ( LO_change == 1 && LO_dir == 1 && i n t e r p _ i n d e x
== 1023) b e g i n / / change d i r e c t i o n and c o u n t down
n e x t
262 i n t e r p _ i n d e x <= i n t e r p _ i n d e x − 1 ;
263 LO_dir <= ~LO_dir ;
264 end
265 e l s e i f ( LO_change == 1 && LO_dir == 0 && i n t e r p _ i n d e x
> 0) b e g i n / / c o u n t down
266 i n t e r p _ i n d e x <= i n t e r p _ i n d e x − 1 ;
267 end
268 e l s e i f ( LO_change == 1 && LO_dir == 0 && i n t e r p _ i n d e x
== 0) b e g i n / / change d i r e c t i o n and c o u n t up n e x t
269 i n t e r p _ i n d e x <= i n t e r p _ i n d e x + 1 ;
270 LO_dir <= ~LO_dir ;
271 end
272
273 DIR_DEBUG <= LO_dir ; / / DEBUG
274 Index_DEBUG <= i n t e r p _ i n d e x ; / / DEBUG
275
276 end / / end a lways
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277 / / −− Index C r e a t i o n
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
278 a lways @ ( posedge s y s _ c l k ) b e g i n / / Main a u d i o p r o c e s s s i n g
b l o c k
279 / / Chorus between 10ms and 25ms Delay r a n g e
280 / / 500 + c o n c a t o n a t e d v a l u e
281 Max_Delay <= 16 ’ b0000000111110100 + {6 ’ b000000 ,
ADC1reg , 2 ’ b11 } ;
282
283 / / S e t t h e w r i t e a d d r e s s and r e a d a d d r e s s i n d e x
284 i f ( Addr1 == Max_Delay −2) b e g i n
285 Addr1 <= 16 ’ b0000000000000000 ;
286 end
287 e l s e b e g i n
288 Addr1 <= Addr1 + 1 ;
289 end
290
291 / / Address f o r Addr2
292 i f ( i == Max_Delay −2) b e g i n
293 i <= 16 ’ b0000000000000000 ;
294 end
295 e l s e b e g i n




299 / / S e t t h e r e a d a d d r e s s i n d e x
300 i f ( Addr2 >= ( Max_Delay − 2) ) b e g i n
301 Addr2 <= 16 ’ b0000000000000000 ;
302 end
303 e l s e b e g i n




308 MAXDELAY_DEBUG <= Max_Delay −2;
309 k_debug <= LO_dep th_coun te r ; / / DEBUG
310 Addr1_debug <= Addr1 ; / / Debug
311 Addr2_debug <= Addr2 ; / / Debug
312 Conf l i c t ingWR <= ( Addr1 == Addr2 ) ; / / Debug
313 end / / end i n d e x p r o c e s s
314
315
316 / / −− I n t e r p o l a t i o n P r o c e s s
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
317 a lways @( posedge s y s _ c l k ) b e g i n
318 / / Ass ign t h e d e l a y e d v a l u e s from t h e BRAM so we can do
i n t e r p o l a t i o n
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319 DelayRead0 <= Dout ; / / From t h e BRAM − Thi s i s t h e i n t i a l
d e l a y e d s i g n a l
320 DelayRead1 <= DelayRead0 ;
321 DelayRead2 <= DelayRead1 ;
322 DelayRead3 <= DelayRead2 ;
323 DelayRead4 <= DelayRead3 ;
324 DelayRead5 <= DelayRead4 ;
325 DelayRead6 <= DelayRead5 ;
326 DelayRead7 <= DelayRead6 ;
327 DelayRead8 <= DelayRead7 ;
328 DelayRead9 <= DelayRead8 ;
329 DelayRead10 <= DelayRead9 ;
330 DelayRead11 <= DelayRead10 ;
331 DelayRead12 <= DelayRead11 ;
332 DelayRead13 <= DelayRead12 ;
333 DelayRead14 <= DelayRead13 ;
334 DelayRead15 <= DelayRead14 ;
335 DelayRead16 <= DelayRead15 ;
336 DelayRead17 <= DelayRead16 ;
337 DelayRead18 <= DelayRead17 ;
338 DelayRead19 <= DelayRead18 ;
339 DelayRead20 <= DelayRead19 ;
340 DelayRead21 <= DelayRead20 ;
341 DelayRead22 <= DelayRead21 ;
342 DelayRead23 <= DelayRead22 ;
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343 DelayRead24 <= DelayRead23 ;
344 DelayRead25 <= DelayRead24 ;
345 DelayRead26 <= DelayRead25 ;
346 DelayRead27 <= DelayRead26 ;
347 DelayRead28 <= DelayRead27 ;
348 DelayRead29 <= DelayRead28 ;
349 DelayRead30 <= DelayRead29 ;
350 DelayRead31 <= DelayRead30 ;
351 DelayRead32 <= DelayRead31 ;
352 DelayRead33 <= DelayRead32 ;
353 DelayRead34 <= DelayRead33 ;
354 DelayRead35 <= DelayRead34 ;
355 DelayRead36 <= DelayRead35 ;
356 DelayRead37 <= DelayRead36 ;
357 DelayRead38 <= DelayRead37 ;
358 DelayRead39 <= DelayRead38 ;
359 DelayRead40 <= DelayRead39 ;
360 DelayRead41 <= DelayRead40 ;
361 DelayRead42 <= DelayRead41 ;
362 DelayRead43 <= DelayRead42 ;
363 DelayRead44 <= DelayRead43 ;
364 DelayRead45 <= DelayRead44 ;
365 DelayRead46 <= DelayRead45 ;
366 DelayRead47 <= DelayRead46 ;
367 DelayRead48 <= DelayRead47 ;
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368 DelayRead49 <= DelayRead48 ;
369 DelayRead50 <= DelayRead49 ;
370 DelayRead51 <= DelayRead50 ;
371 DelayRead52 <= DelayRead51 ;
372 DelayRead53 <= DelayRead52 ;
373 DelayRead54 <= DelayRead53 ;
374 DelayRead55 <= DelayRead54 ;
375 DelayRead56 <= DelayRead55 ;
376 DelayRead57 <= DelayRead56 ;
377 DelayRead58 <= DelayRead57 ;
378 DelayRead59 <= DelayRead58 ;
379 DelayRead60 <= DelayRead59 ;
380 DelayRead61 <= DelayRead60 ;
381 DelayRead62 <= DelayRead61 ;
382 DelayRead63 <= DelayRead62 ;
383 DelayRead64 <= DelayRead63 ;
384 DelayRead65 <= DelayRead64 ;
385 DelayRead66 <= DelayRead65 ;
386 DelayRead67 <= DelayRead66 ;
387 DelayRead68 <= DelayRead67 ;
388 DelayRead69 <= DelayRead68 ;
389 DelayRead70 <= DelayRead69 ;
390 DelayRead71 <= DelayRead70 ;
391 DelayRead72 <= DelayRead71 ;
392 DelayRead73 <= DelayRead72 ;
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393 DelayRead74 <= DelayRead73 ;
394 DelayRead75 <= DelayRead74 ;
395 DelayRead76 <= DelayRead75 ;
396 DelayRead77 <= DelayRead76 ;
397 DelayRead78 <= DelayRead77 ;
398 DelayRead79 <= DelayRead78 ;
399 DelayRead80 <= DelayRead79 ;
400 DelayRead81 <= DelayRead80 ;
401 DelayRead82 <= DelayRead81 ;
402 DelayRead83 <= DelayRead82 ;
403 DelayRead84 <= DelayRead83 ;
404 DelayRead85 <= DelayRead84 ;
405 DelayRead86 <= DelayRead85 ;
406 DelayRead87 <= DelayRead86 ;
407 DelayRead88 <= DelayRead87 ;
408 DelayRead89 <= DelayRead88 ;
409 DelayRead90 <= DelayRead89 ;
410 DelayRead91 <= DelayRead90 ;
411 DelayRead92 <= DelayRead91 ;
412 DelayRead93 <= DelayRead92 ;
413 DelayRead94 <= DelayRead93 ;
414 DelayRead95 <= DelayRead94 ;
415 DelayRead96 <= DelayRead95 ;
416 DelayRead97 <= DelayRead96 ;
417 DelayRead98 <= DelayRead97 ;
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418 DelayRead99 <= DelayRead98 ;
419 DelayRead100 <= DelayRead99 ;
420 DelayRead101 <= DelayRead100 ;
421 DelayRead102 <= DelayRead101 ;
422 DelayRead103 <= DelayRead102 ;
423 DelayRead104 <= DelayRead103 ;
424 DelayRead105 <= DelayRead104 ;
425 DelayRead106 <= DelayRead105 ;
426 DelayRead107 <= DelayRead106 ;
427 DelayRead108 <= DelayRead107 ;
428 DelayRead109 <= DelayRead108 ;
429 DelayRead110 <= DelayRead109 ;
430 DelayRead111 <= DelayRead110 ;
431 DelayRead112 <= DelayRead111 ;
432 DelayRead113 <= DelayRead112 ;
433 DelayRead114 <= DelayRead113 ;
434 DelayRead115 <= DelayRead114 ;
435 DelayRead116 <= DelayRead115 ;
436 DelayRead117 <= DelayRead116 ;
437 DelayRead118 <= DelayRead117 ;
438 DelayRead119 <= DelayRead118 ;
439 DelayRead120 <= DelayRead119 ;
440 DelayRead121 <= DelayRead120 ;
441 DelayRead122 <= DelayRead121 ;
442 DelayRead123 <= DelayRead122 ;
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443 DelayRead124 <= DelayRead123 ;
444 DelayRead125 <= DelayRead124 ;
445 DelayRead126 <= DelayRead125 ;
446 DelayRead127 <= DelayRead126 ;
447 DelayRead128 <= DelayRead127 ;
448
449 end / / end a lways
450
451
452 a lways @( posedge s y s _ c l k ) b e g i n
453 c a s e ( i n t e r p _ i n d e x )
454 16 ’ h0000 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) * 8 ;
455 16 ’ h0001 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *7 + ( DelayRead1 >>>3) * 1 ;
456 16 ’ h0002 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *6 + ( DelayRead1 >>>3) * 2 ;
457 16 ’ h0003 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *5 + ( DelayRead1 >>>3) * 3 ;
458 16 ’ h0004 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *4 + ( DelayRead1 >>>3) * 4 ;
459 16 ’ h0005 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *3 + ( DelayRead1 >>>3) * 5 ;
460 16 ’ h0006 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *2 + ( DelayRead1 >>>3) * 6 ;
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461 16 ’ h0007 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead0
>>>3) *1 + ( DelayRead1 >>>3) * 7 ;
462 16 ’ h0008 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *8 + ( DelayRead2 >>>3) * 0 ;
463 16 ’ h0009 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *7 + ( DelayRead2 >>>3) * 1 ;
464 16 ’ h000A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *6 + ( DelayRead2 >>>3) * 2 ;
465 16 ’ h000B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *5 + ( DelayRead2 >>>3) * 3 ;
466 16 ’ h000C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *4 + ( DelayRead2 >>>3) * 4 ;
467 16 ’ h000D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *3 + ( DelayRead2 >>>3) * 5 ;
468 16 ’ h000E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *2 + ( DelayRead2 >>>3) * 6 ;
469 16 ’ h000F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead1
>>>3) *1 + ( DelayRead2 >>>3) * 7 ;
470 16 ’ h0010 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *8 + ( DelayRead3 >>>3) * 0 ;
471 16 ’ h0011 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *7 + ( DelayRead3 >>>3) * 1 ;
472 16 ’ h0012 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *6 + ( DelayRead3 >>>3) * 2 ;
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473 16 ’ h0013 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *5 + ( DelayRead3 >>>3) * 3 ;
474 16 ’ h0014 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *4 + ( DelayRead3 >>>3) * 4 ;
475 16 ’ h0015 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *3 + ( DelayRead3 >>>3) * 5 ;
476 16 ’ h0016 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *2 + ( DelayRead3 >>>3) * 6 ;
477 16 ’ h0017 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead2
>>>3) *1 + ( DelayRead3 >>>3) * 7 ;
478 16 ’ h0018 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *8 + ( DelayRead4 >>>3) * 0 ;
479 16 ’ h0019 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *7 + ( DelayRead4 >>>3) * 1 ;
480 16 ’ h001A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *6 + ( DelayRead4 >>>3) * 2 ;
481 16 ’ h001B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *5 + ( DelayRead4 >>>3) * 3 ;
482 16 ’ h001C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *4 + ( DelayRead4 >>>3) * 4 ;
483 16 ’ h001D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *3 + ( DelayRead4 >>>3) * 5 ;
484 16 ’ h001E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *2 + ( DelayRead4 >>>3) * 6 ;
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485 16 ’ h001F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead3
>>>3) *1 + ( DelayRead4 >>>3) * 7 ;
486 16 ’ h0020 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *8 + ( DelayRead5 >>>3) * 0 ;
487 16 ’ h0021 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *7 + ( DelayRead5 >>>3) * 1 ;
488 16 ’ h0022 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *6 + ( DelayRead5 >>>3) * 2 ;
489 16 ’ h0023 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *5 + ( DelayRead5 >>>3) * 3 ;
490 16 ’ h0024 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *4 + ( DelayRead5 >>>3) * 4 ;
491 16 ’ h0025 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *3 + ( DelayRead5 >>>3) * 5 ;
492 16 ’ h0026 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *2 + ( DelayRead5 >>>3) * 6 ;
493 16 ’ h0027 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead4
>>>3) *1 + ( DelayRead5 >>>3) * 7 ;
494 16 ’ h0028 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *8 + ( DelayRead6 >>>3) * 0 ;
495 16 ’ h0029 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *7 + ( DelayRead6 >>>3) * 1 ;
496 16 ’ h002A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *6 + ( DelayRead6 >>>3) * 2 ;
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497 16 ’ h002B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *5 + ( DelayRead6 >>>3) * 3 ;
498 16 ’ h002C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *4 + ( DelayRead6 >>>3) * 4 ;
499 16 ’ h002D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *3 + ( DelayRead6 >>>3) * 5 ;
500 16 ’ h002E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *2 + ( DelayRead6 >>>3) * 6 ;
501 16 ’ h002F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead5
>>>3) *1 + ( DelayRead6 >>>3) * 7 ;
502 16 ’ h0030 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *8 + ( DelayRead7 >>>3) * 0 ;
503 16 ’ h0031 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *7 + ( DelayRead7 >>>3) * 1 ;
504 16 ’ h0032 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *6 + ( DelayRead7 >>>3) * 2 ;
505 16 ’ h0033 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *5 + ( DelayRead7 >>>3) * 3 ;
506 16 ’ h0034 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *4 + ( DelayRead7 >>>3) * 4 ;
507 16 ’ h0035 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *3 + ( DelayRead7 >>>3) * 5 ;
508 16 ’ h0036 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *2 + ( DelayRead7 >>>3) * 6 ;
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509 16 ’ h0037 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead6
>>>3) *1 + ( DelayRead7 >>>3) * 7 ;
510 16 ’ h0038 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *8 + ( DelayRead8 >>>3) * 0 ;
511 16 ’ h0039 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *7 + ( DelayRead8 >>>3) * 1 ;
512 16 ’ h003A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *6 + ( DelayRead8 >>>3) * 2 ;
513 16 ’ h003B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *5 + ( DelayRead8 >>>3) * 3 ;
514 16 ’ h003C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *4 + ( DelayRead8 >>>3) * 4 ;
515 16 ’ h003D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *3 + ( DelayRead8 >>>3) * 5 ;
516 16 ’ h003E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *2 + ( DelayRead8 >>>3) * 6 ;
517 16 ’ h003F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead7
>>>3) *1 + ( DelayRead8 >>>3) * 7 ;
518 16 ’ h0040 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *8 + ( DelayRead9 >>>3) * 0 ;
519 16 ’ h0041 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *7 + ( DelayRead9 >>>3) * 1 ;
520 16 ’ h0042 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *6 + ( DelayRead9 >>>3) * 2 ;
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521 16 ’ h0043 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *5 + ( DelayRead9 >>>3) * 3 ;
522 16 ’ h0044 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *4 + ( DelayRead9 >>>3) * 4 ;
523 16 ’ h0045 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *3 + ( DelayRead9 >>>3) * 5 ;
524 16 ’ h0046 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *2 + ( DelayRead9 >>>3) * 6 ;
525 16 ’ h0047 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead8
>>>3) *1 + ( DelayRead9 >>>3) * 7 ;
526 16 ’ h0048 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *8 + ( DelayRead10 >>>3) * 0 ;
527 16 ’ h0049 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *7 + ( DelayRead10 >>>3) * 1 ;
528 16 ’ h004A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *6 + ( DelayRead10 >>>3) * 2 ;
529 16 ’ h004B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *5 + ( DelayRead10 >>>3) * 3 ;
530 16 ’ h004C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *4 + ( DelayRead10 >>>3) * 4 ;
531 16 ’ h004D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *3 + ( DelayRead10 >>>3) * 5 ;
532 16 ’ h004E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *2 + ( DelayRead10 >>>3) * 6 ;
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533 16 ’ h004F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead9
>>>3) *1 + ( DelayRead10 >>>3) * 7 ;
534 16 ’ h0050 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *8 + ( DelayRead11 >>>3) * 0 ;
535 16 ’ h0051 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *7 + ( DelayRead11 >>>3) * 1 ;
536 16 ’ h0052 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *6 + ( DelayRead11 >>>3) * 2 ;
537 16 ’ h0053 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *5 + ( DelayRead11 >>>3) * 3 ;
538 16 ’ h0054 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *4 + ( DelayRead11 >>>3) * 4 ;
539 16 ’ h0055 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *3 + ( DelayRead11 >>>3) * 5 ;
540 16 ’ h0056 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *2 + ( DelayRead11 >>>3) * 6 ;
541 16 ’ h0057 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead10
>>>3) *1 + ( DelayRead11 >>>3) * 7 ;
542 16 ’ h0058 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *8 + ( DelayRead12 >>>3) * 0 ;
543 16 ’ h0059 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *7 + ( DelayRead12 >>>3) * 1 ;
544 16 ’ h005A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *6 + ( DelayRead12 >>>3) * 2 ;
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545 16 ’ h005B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *5 + ( DelayRead12 >>>3) * 3 ;
546 16 ’ h005C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *4 + ( DelayRead12 >>>3) * 4 ;
547 16 ’ h005D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *3 + ( DelayRead12 >>>3) * 5 ;
548 16 ’ h005E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *2 + ( DelayRead12 >>>3) * 6 ;
549 16 ’ h005F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead11
>>>3) *1 + ( DelayRead12 >>>3) * 7 ;
550 16 ’ h0060 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *8 + ( DelayRead13 >>>3) * 0 ;
551 16 ’ h0061 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *7 + ( DelayRead13 >>>3) * 1 ;
552 16 ’ h0062 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *6 + ( DelayRead13 >>>3) * 2 ;
553 16 ’ h0063 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *5 + ( DelayRead13 >>>3) * 3 ;
554 16 ’ h0064 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *4 + ( DelayRead13 >>>3) * 4 ;
555 16 ’ h0065 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *3 + ( DelayRead13 >>>3) * 5 ;
556 16 ’ h0066 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *2 + ( DelayRead13 >>>3) * 6 ;
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557 16 ’ h0067 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead12
>>>3) *1 + ( DelayRead13 >>>3) * 7 ;
558 16 ’ h0068 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *8 + ( DelayRead14 >>>3) * 0 ;
559 16 ’ h0069 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *7 + ( DelayRead14 >>>3) * 1 ;
560 16 ’ h006A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *6 + ( DelayRead14 >>>3) * 2 ;
561 16 ’ h006B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *5 + ( DelayRead14 >>>3) * 3 ;
562 16 ’ h006C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *4 + ( DelayRead14 >>>3) * 4 ;
563 16 ’ h006D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *3 + ( DelayRead14 >>>3) * 5 ;
564 16 ’ h006E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *2 + ( DelayRead14 >>>3) * 6 ;
565 16 ’ h006F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead13
>>>3) *1 + ( DelayRead14 >>>3) * 7 ;
566 16 ’ h0070 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *8 + ( DelayRead15 >>>3) * 0 ;
567 16 ’ h0071 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *7 + ( DelayRead15 >>>3) * 1 ;
568 16 ’ h0072 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *6 + ( DelayRead15 >>>3) * 2 ;
II-98
569 16 ’ h0073 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *5 + ( DelayRead15 >>>3) * 3 ;
570 16 ’ h0074 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *4 + ( DelayRead15 >>>3) * 4 ;
571 16 ’ h0075 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *3 + ( DelayRead15 >>>3) * 5 ;
572 16 ’ h0076 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *2 + ( DelayRead15 >>>3) * 6 ;
573 16 ’ h0077 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead14
>>>3) *1 + ( DelayRead15 >>>3) * 7 ;
574 16 ’ h0078 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *8 + ( DelayRead16 >>>3) * 0 ;
575 16 ’ h0079 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *7 + ( DelayRead16 >>>3) * 1 ;
576 16 ’ h007A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *6 + ( DelayRead16 >>>3) * 2 ;
577 16 ’ h007B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *5 + ( DelayRead16 >>>3) * 3 ;
578 16 ’ h007C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *4 + ( DelayRead16 >>>3) * 4 ;
579 16 ’ h007D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *3 + ( DelayRead16 >>>3) * 5 ;
580 16 ’ h007E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *2 + ( DelayRead16 >>>3) * 6 ;
II-99
581 16 ’ h007F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead15
>>>3) *1 + ( DelayRead16 >>>3) * 7 ;
582 16 ’ h0080 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *8 + ( DelayRead17 >>>3) * 0 ;
583 16 ’ h0081 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *7 + ( DelayRead17 >>>3) * 1 ;
584 16 ’ h0082 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *6 + ( DelayRead17 >>>3) * 2 ;
585 16 ’ h0083 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *5 + ( DelayRead17 >>>3) * 3 ;
586 16 ’ h0084 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *4 + ( DelayRead17 >>>3) * 4 ;
587 16 ’ h0085 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *3 + ( DelayRead17 >>>3) * 5 ;
588 16 ’ h0086 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *2 + ( DelayRead17 >>>3) * 6 ;
589 16 ’ h0087 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead16
>>>3) *1 + ( DelayRead17 >>>3) * 7 ;
590 16 ’ h0088 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *8 + ( DelayRead18 >>>3) * 0 ;
591 16 ’ h0089 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *7 + ( DelayRead18 >>>3) * 1 ;
592 16 ’ h008A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *6 + ( DelayRead18 >>>3) * 2 ;
II-100
593 16 ’ h008B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *5 + ( DelayRead18 >>>3) * 3 ;
594 16 ’ h008C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *4 + ( DelayRead18 >>>3) * 4 ;
595 16 ’ h008D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *3 + ( DelayRead18 >>>3) * 5 ;
596 16 ’ h008E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *2 + ( DelayRead18 >>>3) * 6 ;
597 16 ’ h008F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead17
>>>3) *1 + ( DelayRead18 >>>3) * 7 ;
598 16 ’ h0090 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *8 + ( DelayRead19 >>>3) * 0 ;
599 16 ’ h0091 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *7 + ( DelayRead19 >>>3) * 1 ;
600 16 ’ h0092 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *6 + ( DelayRead19 >>>3) * 2 ;
601 16 ’ h0093 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *5 + ( DelayRead19 >>>3) * 3 ;
602 16 ’ h0094 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *4 + ( DelayRead19 >>>3) * 4 ;
603 16 ’ h0095 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *3 + ( DelayRead19 >>>3) * 5 ;
604 16 ’ h0096 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *2 + ( DelayRead19 >>>3) * 6 ;
II-101
605 16 ’ h0097 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead18
>>>3) *1 + ( DelayRead19 >>>3) * 7 ;
606 16 ’ h0098 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *8 + ( DelayRead20 >>>3) * 0 ;
607 16 ’ h0099 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *7 + ( DelayRead20 >>>3) * 1 ;
608 16 ’ h009A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *6 + ( DelayRead20 >>>3) * 2 ;
609 16 ’ h009B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *5 + ( DelayRead20 >>>3) * 3 ;
610 16 ’ h009C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *4 + ( DelayRead20 >>>3) * 4 ;
611 16 ’ h009D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *3 + ( DelayRead20 >>>3) * 5 ;
612 16 ’ h009E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *2 + ( DelayRead20 >>>3) * 6 ;
613 16 ’ h009F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead19
>>>3) *1 + ( DelayRead20 >>>3) * 7 ;
614 16 ’ h00A0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *8 + ( DelayRead21 >>>3) * 0 ;
615 16 ’ h00A1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *7 + ( DelayRead21 >>>3) * 1 ;
616 16 ’ h00A2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *6 + ( DelayRead21 >>>3) * 2 ;
II-102
617 16 ’ h00A3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *5 + ( DelayRead21 >>>3) * 3 ;
618 16 ’ h00A4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *4 + ( DelayRead21 >>>3) * 4 ;
619 16 ’ h00A5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *3 + ( DelayRead21 >>>3) * 5 ;
620 16 ’ h00A6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *2 + ( DelayRead21 >>>3) * 6 ;
621 16 ’ h00A7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead20
>>>3) *1 + ( DelayRead21 >>>3) * 7 ;
622 16 ’ h00A8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *8 + ( DelayRead22 >>>3) * 0 ;
623 16 ’ h00A9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *7 + ( DelayRead22 >>>3) * 1 ;
624 16 ’h00AA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *6 + ( DelayRead22 >>>3) * 2 ;
625 16 ’h00AB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *5 + ( DelayRead22 >>>3) * 3 ;
626 16 ’h00AC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *4 + ( DelayRead22 >>>3) * 4 ;
627 16 ’h00AD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *3 + ( DelayRead22 >>>3) * 5 ;
628 16 ’h00AE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *2 + ( DelayRead22 >>>3) * 6 ;
II-103
629 16 ’ h00AF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead21
>>>3) *1 + ( DelayRead22 >>>3) * 7 ;
630 16 ’ h00B0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *8 + ( DelayRead23 >>>3) * 0 ;
631 16 ’ h00B1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *7 + ( DelayRead23 >>>3) * 1 ;
632 16 ’ h00B2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *6 + ( DelayRead23 >>>3) * 2 ;
633 16 ’ h00B3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *5 + ( DelayRead23 >>>3) * 3 ;
634 16 ’ h00B4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *4 + ( DelayRead23 >>>3) * 4 ;
635 16 ’ h00B5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *3 + ( DelayRead23 >>>3) * 5 ;
636 16 ’ h00B6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *2 + ( DelayRead23 >>>3) * 6 ;
637 16 ’ h00B7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead22
>>>3) *1 + ( DelayRead23 >>>3) * 7 ;
638 16 ’ h00B8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *8 + ( DelayRead24 >>>3) * 0 ;
639 16 ’ h00B9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *7 + ( DelayRead24 >>>3) * 1 ;
640 16 ’h00BA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *6 + ( DelayRead24 >>>3) * 2 ;
II-104
641 16 ’h00BB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *5 + ( DelayRead24 >>>3) * 3 ;
642 16 ’h00BC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *4 + ( DelayRead24 >>>3) * 4 ;
643 16 ’h00BD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *3 + ( DelayRead24 >>>3) * 5 ;
644 16 ’ h00BE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *2 + ( DelayRead24 >>>3) * 6 ;
645 16 ’ h00BF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead23
>>>3) *1 + ( DelayRead24 >>>3) * 7 ;
646 16 ’ h00C0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *8 + ( DelayRead25 >>>3) * 0 ;
647 16 ’ h00C1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *7 + ( DelayRead25 >>>3) * 1 ;
648 16 ’ h00C2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *6 + ( DelayRead25 >>>3) * 2 ;
649 16 ’ h00C3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *5 + ( DelayRead25 >>>3) * 3 ;
650 16 ’ h00C4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *4 + ( DelayRead25 >>>3) * 4 ;
651 16 ’ h00C5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *3 + ( DelayRead25 >>>3) * 5 ;
652 16 ’ h00C6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *2 + ( DelayRead25 >>>3) * 6 ;
II-105
653 16 ’ h00C7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead24
>>>3) *1 + ( DelayRead25 >>>3) * 7 ;
654 16 ’ h00C8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *8 + ( DelayRead26 >>>3) * 0 ;
655 16 ’ h00C9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *7 + ( DelayRead26 >>>3) * 1 ;
656 16 ’h00CA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *6 + ( DelayRead26 >>>3) * 2 ;
657 16 ’h00CB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *5 + ( DelayRead26 >>>3) * 3 ;
658 16 ’h00CC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *4 + ( DelayRead26 >>>3) * 4 ;
659 16 ’h00CD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *3 + ( DelayRead26 >>>3) * 5 ;
660 16 ’ h00CE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *2 + ( DelayRead26 >>>3) * 6 ;
661 16 ’ h00CF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead25
>>>3) *1 + ( DelayRead26 >>>3) * 7 ;
662 16 ’ h00D0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *8 + ( DelayRead27 >>>3) * 0 ;
663 16 ’ h00D1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *7 + ( DelayRead27 >>>3) * 1 ;
664 16 ’ h00D2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *6 + ( DelayRead27 >>>3) * 2 ;
II-106
665 16 ’ h00D3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *5 + ( DelayRead27 >>>3) * 3 ;
666 16 ’ h00D4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *4 + ( DelayRead27 >>>3) * 4 ;
667 16 ’ h00D5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *3 + ( DelayRead27 >>>3) * 5 ;
668 16 ’ h00D6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *2 + ( DelayRead27 >>>3) * 6 ;
669 16 ’ h00D7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead26
>>>3) *1 + ( DelayRead27 >>>3) * 7 ;
670 16 ’ h00D8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *8 + ( DelayRead28 >>>3) * 0 ;
671 16 ’ h00D9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *7 + ( DelayRead28 >>>3) * 1 ;
672 16 ’h00DA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *6 + ( DelayRead28 >>>3) * 2 ;
673 16 ’h00DB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *5 + ( DelayRead28 >>>3) * 3 ;
674 16 ’h00DC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *4 + ( DelayRead28 >>>3) * 4 ;
675 16 ’h00DD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *3 + ( DelayRead28 >>>3) * 5 ;
676 16 ’h00DE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *2 + ( DelayRead28 >>>3) * 6 ;
II-107
677 16 ’ h00DF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead27
>>>3) *1 + ( DelayRead28 >>>3) * 7 ;
678 16 ’ h00E0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *8 + ( DelayRead29 >>>3) * 0 ;
679 16 ’ h00E1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *7 + ( DelayRead29 >>>3) * 1 ;
680 16 ’ h00E2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *6 + ( DelayRead29 >>>3) * 2 ;
681 16 ’ h00E3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *5 + ( DelayRead29 >>>3) * 3 ;
682 16 ’ h00E4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *4 + ( DelayRead29 >>>3) * 4 ;
683 16 ’ h00E5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *3 + ( DelayRead29 >>>3) * 5 ;
684 16 ’ h00E6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *2 + ( DelayRead29 >>>3) * 6 ;
685 16 ’ h00E7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead28
>>>3) *1 + ( DelayRead29 >>>3) * 7 ;
686 16 ’ h00E8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *8 + ( DelayRead30 >>>3) * 0 ;
687 16 ’ h00E9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *7 + ( DelayRead30 >>>3) * 1 ;
688 16 ’h00EA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *6 + ( DelayRead30 >>>3) * 2 ;
II-108
689 16 ’ h00EB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *5 + ( DelayRead30 >>>3) * 3 ;
690 16 ’ h00EC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *4 + ( DelayRead30 >>>3) * 4 ;
691 16 ’h00ED : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *3 + ( DelayRead30 >>>3) * 5 ;
692 16 ’ h00EE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *2 + ( DelayRead30 >>>3) * 6 ;
693 16 ’ h00EF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead29
>>>3) *1 + ( DelayRead30 >>>3) * 7 ;
694 16 ’ h00F0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *8 + ( DelayRead31 >>>3) * 0 ;
695 16 ’ h00F1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *7 + ( DelayRead31 >>>3) * 1 ;
696 16 ’ h00F2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *6 + ( DelayRead31 >>>3) * 2 ;
697 16 ’ h00F3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *5 + ( DelayRead31 >>>3) * 3 ;
698 16 ’ h00F4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *4 + ( DelayRead31 >>>3) * 4 ;
699 16 ’ h00F5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *3 + ( DelayRead31 >>>3) * 5 ;
700 16 ’ h00F6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *2 + ( DelayRead31 >>>3) * 6 ;
II-109
701 16 ’ h00F7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead30
>>>3) *1 + ( DelayRead31 >>>3) * 7 ;
702 16 ’ h00F8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *8 + ( DelayRead32 >>>3) * 0 ;
703 16 ’ h00F9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *7 + ( DelayRead32 >>>3) * 1 ;
704 16 ’ h00FA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *6 + ( DelayRead32 >>>3) * 2 ;
705 16 ’ h00FB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *5 + ( DelayRead32 >>>3) * 3 ;
706 16 ’ h00FC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *4 + ( DelayRead32 >>>3) * 4 ;
707 16 ’ h00FD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *3 + ( DelayRead32 >>>3) * 5 ;
708 16 ’ h00FE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *2 + ( DelayRead32 >>>3) * 6 ;
709 16 ’ h00FF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead31
>>>3) *1 + ( DelayRead32 >>>3) * 7 ;
710 16 ’ h0100 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *8 + ( DelayRead33 >>>3) * 0 ;
711 16 ’ h0101 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *7 + ( DelayRead33 >>>3) * 1 ;
712 16 ’ h0102 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *6 + ( DelayRead33 >>>3) * 2 ;
II-110
713 16 ’ h0103 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *5 + ( DelayRead33 >>>3) * 3 ;
714 16 ’ h0104 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *4 + ( DelayRead33 >>>3) * 4 ;
715 16 ’ h0105 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *3 + ( DelayRead33 >>>3) * 5 ;
716 16 ’ h0106 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *2 + ( DelayRead33 >>>3) * 6 ;
717 16 ’ h0107 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead32
>>>3) *1 + ( DelayRead33 >>>3) * 7 ;
718 16 ’ h0108 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *8 + ( DelayRead34 >>>3) * 0 ;
719 16 ’ h0109 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *7 + ( DelayRead34 >>>3) * 1 ;
720 16 ’ h010A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *6 + ( DelayRead34 >>>3) * 2 ;
721 16 ’ h010B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *5 + ( DelayRead34 >>>3) * 3 ;
722 16 ’ h010C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *4 + ( DelayRead34 >>>3) * 4 ;
723 16 ’ h010D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *3 + ( DelayRead34 >>>3) * 5 ;
724 16 ’ h010E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *2 + ( DelayRead34 >>>3) * 6 ;
II-111
725 16 ’ h010F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead33
>>>3) *1 + ( DelayRead34 >>>3) * 7 ;
726 16 ’ h0110 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *8 + ( DelayRead35 >>>3) * 0 ;
727 16 ’ h0111 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *7 + ( DelayRead35 >>>3) * 1 ;
728 16 ’ h0112 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *6 + ( DelayRead35 >>>3) * 2 ;
729 16 ’ h0113 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *5 + ( DelayRead35 >>>3) * 3 ;
730 16 ’ h0114 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *4 + ( DelayRead35 >>>3) * 4 ;
731 16 ’ h0115 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *3 + ( DelayRead35 >>>3) * 5 ;
732 16 ’ h0116 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *2 + ( DelayRead35 >>>3) * 6 ;
733 16 ’ h0117 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead34
>>>3) *1 + ( DelayRead35 >>>3) * 7 ;
734 16 ’ h0118 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *8 + ( DelayRead36 >>>3) * 0 ;
735 16 ’ h0119 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *7 + ( DelayRead36 >>>3) * 1 ;
736 16 ’ h011A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *6 + ( DelayRead36 >>>3) * 2 ;
II-112
737 16 ’ h011B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *5 + ( DelayRead36 >>>3) * 3 ;
738 16 ’ h011C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *4 + ( DelayRead36 >>>3) * 4 ;
739 16 ’ h011D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *3 + ( DelayRead36 >>>3) * 5 ;
740 16 ’ h011E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *2 + ( DelayRead36 >>>3) * 6 ;
741 16 ’ h011F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead35
>>>3) *1 + ( DelayRead36 >>>3) * 7 ;
742 16 ’ h0120 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *8 + ( DelayRead37 >>>3) * 0 ;
743 16 ’ h0121 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *7 + ( DelayRead37 >>>3) * 1 ;
744 16 ’ h0122 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *6 + ( DelayRead37 >>>3) * 2 ;
745 16 ’ h0123 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *5 + ( DelayRead37 >>>3) * 3 ;
746 16 ’ h0124 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *4 + ( DelayRead37 >>>3) * 4 ;
747 16 ’ h0125 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *3 + ( DelayRead37 >>>3) * 5 ;
748 16 ’ h0126 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *2 + ( DelayRead37 >>>3) * 6 ;
II-113
749 16 ’ h0127 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead36
>>>3) *1 + ( DelayRead37 >>>3) * 7 ;
750 16 ’ h0128 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *8 + ( DelayRead38 >>>3) * 0 ;
751 16 ’ h0129 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *7 + ( DelayRead38 >>>3) * 1 ;
752 16 ’ h012A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *6 + ( DelayRead38 >>>3) * 2 ;
753 16 ’ h012B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *5 + ( DelayRead38 >>>3) * 3 ;
754 16 ’ h012C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *4 + ( DelayRead38 >>>3) * 4 ;
755 16 ’ h012D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *3 + ( DelayRead38 >>>3) * 5 ;
756 16 ’ h012E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *2 + ( DelayRead38 >>>3) * 6 ;
757 16 ’ h012F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead37
>>>3) *1 + ( DelayRead38 >>>3) * 7 ;
758 16 ’ h0130 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *8 + ( DelayRead39 >>>3) * 0 ;
759 16 ’ h0131 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *7 + ( DelayRead39 >>>3) * 1 ;
760 16 ’ h0132 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *6 + ( DelayRead39 >>>3) * 2 ;
II-114
761 16 ’ h0133 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *5 + ( DelayRead39 >>>3) * 3 ;
762 16 ’ h0134 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *4 + ( DelayRead39 >>>3) * 4 ;
763 16 ’ h0135 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *3 + ( DelayRead39 >>>3) * 5 ;
764 16 ’ h0136 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *2 + ( DelayRead39 >>>3) * 6 ;
765 16 ’ h0137 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead38
>>>3) *1 + ( DelayRead39 >>>3) * 7 ;
766 16 ’ h0138 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *8 + ( DelayRead40 >>>3) * 0 ;
767 16 ’ h0139 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *7 + ( DelayRead40 >>>3) * 1 ;
768 16 ’ h013A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *6 + ( DelayRead40 >>>3) * 2 ;
769 16 ’ h013B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *5 + ( DelayRead40 >>>3) * 3 ;
770 16 ’ h013C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *4 + ( DelayRead40 >>>3) * 4 ;
771 16 ’ h013D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *3 + ( DelayRead40 >>>3) * 5 ;
772 16 ’ h013E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *2 + ( DelayRead40 >>>3) * 6 ;
II-115
773 16 ’ h013F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead39
>>>3) *1 + ( DelayRead40 >>>3) * 7 ;
774 16 ’ h0140 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *8 + ( DelayRead41 >>>3) * 0 ;
775 16 ’ h0141 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *7 + ( DelayRead41 >>>3) * 1 ;
776 16 ’ h0142 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *6 + ( DelayRead41 >>>3) * 2 ;
777 16 ’ h0143 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *5 + ( DelayRead41 >>>3) * 3 ;
778 16 ’ h0144 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *4 + ( DelayRead41 >>>3) * 4 ;
779 16 ’ h0145 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *3 + ( DelayRead41 >>>3) * 5 ;
780 16 ’ h0146 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *2 + ( DelayRead41 >>>3) * 6 ;
781 16 ’ h0147 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead40
>>>3) *1 + ( DelayRead41 >>>3) * 7 ;
782 16 ’ h0148 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *8 + ( DelayRead42 >>>3) * 0 ;
783 16 ’ h0149 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *7 + ( DelayRead42 >>>3) * 1 ;
784 16 ’ h014A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *6 + ( DelayRead42 >>>3) * 2 ;
II-116
785 16 ’ h014B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *5 + ( DelayRead42 >>>3) * 3 ;
786 16 ’ h014C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *4 + ( DelayRead42 >>>3) * 4 ;
787 16 ’ h014D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *3 + ( DelayRead42 >>>3) * 5 ;
788 16 ’ h014E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *2 + ( DelayRead42 >>>3) * 6 ;
789 16 ’ h014F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead41
>>>3) *1 + ( DelayRead42 >>>3) * 7 ;
790 16 ’ h0150 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *8 + ( DelayRead43 >>>3) * 0 ;
791 16 ’ h0151 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *7 + ( DelayRead43 >>>3) * 1 ;
792 16 ’ h0152 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *6 + ( DelayRead43 >>>3) * 2 ;
793 16 ’ h0153 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *5 + ( DelayRead43 >>>3) * 3 ;
794 16 ’ h0154 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *4 + ( DelayRead43 >>>3) * 4 ;
795 16 ’ h0155 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *3 + ( DelayRead43 >>>3) * 5 ;
796 16 ’ h0156 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *2 + ( DelayRead43 >>>3) * 6 ;
II-117
797 16 ’ h0157 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead42
>>>3) *1 + ( DelayRead43 >>>3) * 7 ;
798 16 ’ h0158 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *8 + ( DelayRead44 >>>3) * 0 ;
799 16 ’ h0159 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *7 + ( DelayRead44 >>>3) * 1 ;
800 16 ’ h015A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *6 + ( DelayRead44 >>>3) * 2 ;
801 16 ’ h015B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *5 + ( DelayRead44 >>>3) * 3 ;
802 16 ’ h015C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *4 + ( DelayRead44 >>>3) * 4 ;
803 16 ’ h015D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *3 + ( DelayRead44 >>>3) * 5 ;
804 16 ’ h015E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *2 + ( DelayRead44 >>>3) * 6 ;
805 16 ’ h015F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead43
>>>3) *1 + ( DelayRead44 >>>3) * 7 ;
806 16 ’ h0160 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *8 + ( DelayRead45 >>>3) * 0 ;
807 16 ’ h0161 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *7 + ( DelayRead45 >>>3) * 1 ;
808 16 ’ h0162 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *6 + ( DelayRead45 >>>3) * 2 ;
II-118
809 16 ’ h0163 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *5 + ( DelayRead45 >>>3) * 3 ;
810 16 ’ h0164 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *4 + ( DelayRead45 >>>3) * 4 ;
811 16 ’ h0165 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *3 + ( DelayRead45 >>>3) * 5 ;
812 16 ’ h0166 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *2 + ( DelayRead45 >>>3) * 6 ;
813 16 ’ h0167 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead44
>>>3) *1 + ( DelayRead45 >>>3) * 7 ;
814 16 ’ h0168 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *8 + ( DelayRead46 >>>3) * 0 ;
815 16 ’ h0169 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *7 + ( DelayRead46 >>>3) * 1 ;
816 16 ’ h016A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *6 + ( DelayRead46 >>>3) * 2 ;
817 16 ’ h016B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *5 + ( DelayRead46 >>>3) * 3 ;
818 16 ’ h016C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *4 + ( DelayRead46 >>>3) * 4 ;
819 16 ’ h016D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *3 + ( DelayRead46 >>>3) * 5 ;
820 16 ’ h016E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *2 + ( DelayRead46 >>>3) * 6 ;
II-119
821 16 ’ h016F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead45
>>>3) *1 + ( DelayRead46 >>>3) * 7 ;
822 16 ’ h0170 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *8 + ( DelayRead47 >>>3) * 0 ;
823 16 ’ h0171 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *7 + ( DelayRead47 >>>3) * 1 ;
824 16 ’ h0172 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *6 + ( DelayRead47 >>>3) * 2 ;
825 16 ’ h0173 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *5 + ( DelayRead47 >>>3) * 3 ;
826 16 ’ h0174 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *4 + ( DelayRead47 >>>3) * 4 ;
827 16 ’ h0175 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *3 + ( DelayRead47 >>>3) * 5 ;
828 16 ’ h0176 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *2 + ( DelayRead47 >>>3) * 6 ;
829 16 ’ h0177 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead46
>>>3) *1 + ( DelayRead47 >>>3) * 7 ;
830 16 ’ h0178 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *8 + ( DelayRead48 >>>3) * 0 ;
831 16 ’ h0179 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *7 + ( DelayRead48 >>>3) * 1 ;
832 16 ’ h017A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *6 + ( DelayRead48 >>>3) * 2 ;
II-120
833 16 ’ h017B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *5 + ( DelayRead48 >>>3) * 3 ;
834 16 ’ h017C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *4 + ( DelayRead48 >>>3) * 4 ;
835 16 ’ h017D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *3 + ( DelayRead48 >>>3) * 5 ;
836 16 ’ h017E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *2 + ( DelayRead48 >>>3) * 6 ;
837 16 ’ h017F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead47
>>>3) *1 + ( DelayRead48 >>>3) * 7 ;
838 16 ’ h0180 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *8 + ( DelayRead49 >>>3) * 0 ;
839 16 ’ h0181 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *7 + ( DelayRead49 >>>3) * 1 ;
840 16 ’ h0182 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *6 + ( DelayRead49 >>>3) * 2 ;
841 16 ’ h0183 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *5 + ( DelayRead49 >>>3) * 3 ;
842 16 ’ h0184 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *4 + ( DelayRead49 >>>3) * 4 ;
843 16 ’ h0185 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *3 + ( DelayRead49 >>>3) * 5 ;
844 16 ’ h0186 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *2 + ( DelayRead49 >>>3) * 6 ;
II-121
845 16 ’ h0187 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead48
>>>3) *1 + ( DelayRead49 >>>3) * 7 ;
846 16 ’ h0188 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *8 + ( DelayRead50 >>>3) * 0 ;
847 16 ’ h0189 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *7 + ( DelayRead50 >>>3) * 1 ;
848 16 ’ h018A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *6 + ( DelayRead50 >>>3) * 2 ;
849 16 ’ h018B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *5 + ( DelayRead50 >>>3) * 3 ;
850 16 ’ h018C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *4 + ( DelayRead50 >>>3) * 4 ;
851 16 ’ h018D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *3 + ( DelayRead50 >>>3) * 5 ;
852 16 ’ h018E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *2 + ( DelayRead50 >>>3) * 6 ;
853 16 ’ h018F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead49
>>>3) *1 + ( DelayRead50 >>>3) * 7 ;
854 16 ’ h0190 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *8 + ( DelayRead51 >>>3) * 0 ;
855 16 ’ h0191 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *7 + ( DelayRead51 >>>3) * 1 ;
856 16 ’ h0192 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *6 + ( DelayRead51 >>>3) * 2 ;
II-122
857 16 ’ h0193 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *5 + ( DelayRead51 >>>3) * 3 ;
858 16 ’ h0194 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *4 + ( DelayRead51 >>>3) * 4 ;
859 16 ’ h0195 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *3 + ( DelayRead51 >>>3) * 5 ;
860 16 ’ h0196 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *2 + ( DelayRead51 >>>3) * 6 ;
861 16 ’ h0197 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead50
>>>3) *1 + ( DelayRead51 >>>3) * 7 ;
862 16 ’ h0198 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *8 + ( DelayRead52 >>>3) * 0 ;
863 16 ’ h0199 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *7 + ( DelayRead52 >>>3) * 1 ;
864 16 ’ h019A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *6 + ( DelayRead52 >>>3) * 2 ;
865 16 ’ h019B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *5 + ( DelayRead52 >>>3) * 3 ;
866 16 ’ h019C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *4 + ( DelayRead52 >>>3) * 4 ;
867 16 ’ h019D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *3 + ( DelayRead52 >>>3) * 5 ;
868 16 ’ h019E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *2 + ( DelayRead52 >>>3) * 6 ;
II-123
869 16 ’ h019F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead51
>>>3) *1 + ( DelayRead52 >>>3) * 7 ;
870 16 ’ h01A0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *8 + ( DelayRead53 >>>3) * 0 ;
871 16 ’ h01A1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *7 + ( DelayRead53 >>>3) * 1 ;
872 16 ’ h01A2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *6 + ( DelayRead53 >>>3) * 2 ;
873 16 ’ h01A3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *5 + ( DelayRead53 >>>3) * 3 ;
874 16 ’ h01A4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *4 + ( DelayRead53 >>>3) * 4 ;
875 16 ’ h01A5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *3 + ( DelayRead53 >>>3) * 5 ;
876 16 ’ h01A6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *2 + ( DelayRead53 >>>3) * 6 ;
877 16 ’ h01A7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead52
>>>3) *1 + ( DelayRead53 >>>3) * 7 ;
878 16 ’ h01A8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *8 + ( DelayRead54 >>>3) * 0 ;
879 16 ’ h01A9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *7 + ( DelayRead54 >>>3) * 1 ;
880 16 ’h01AA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *6 + ( DelayRead54 >>>3) * 2 ;
II-124
881 16 ’h01AB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *5 + ( DelayRead54 >>>3) * 3 ;
882 16 ’h01AC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *4 + ( DelayRead54 >>>3) * 4 ;
883 16 ’h01AD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *3 + ( DelayRead54 >>>3) * 5 ;
884 16 ’h01AE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *2 + ( DelayRead54 >>>3) * 6 ;
885 16 ’ h01AF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead53
>>>3) *1 + ( DelayRead54 >>>3) * 7 ;
886 16 ’ h01B0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *8 + ( DelayRead55 >>>3) * 0 ;
887 16 ’ h01B1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *7 + ( DelayRead55 >>>3) * 1 ;
888 16 ’ h01B2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *6 + ( DelayRead55 >>>3) * 2 ;
889 16 ’ h01B3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *5 + ( DelayRead55 >>>3) * 3 ;
890 16 ’ h01B4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *4 + ( DelayRead55 >>>3) * 4 ;
891 16 ’ h01B5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *3 + ( DelayRead55 >>>3) * 5 ;
892 16 ’ h01B6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *2 + ( DelayRead55 >>>3) * 6 ;
II-125
893 16 ’ h01B7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead54
>>>3) *1 + ( DelayRead55 >>>3) * 7 ;
894 16 ’ h01B8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *8 + ( DelayRead56 >>>3) * 0 ;
895 16 ’ h01B9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *7 + ( DelayRead56 >>>3) * 1 ;
896 16 ’h01BA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *6 + ( DelayRead56 >>>3) * 2 ;
897 16 ’h01BB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *5 + ( DelayRead56 >>>3) * 3 ;
898 16 ’h01BC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *4 + ( DelayRead56 >>>3) * 4 ;
899 16 ’h01BD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *3 + ( DelayRead56 >>>3) * 5 ;
900 16 ’ h01BE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *2 + ( DelayRead56 >>>3) * 6 ;
901 16 ’ h01BF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead55
>>>3) *1 + ( DelayRead56 >>>3) * 7 ;
902 16 ’ h01C0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *8 + ( DelayRead57 >>>3) * 0 ;
903 16 ’ h01C1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *7 + ( DelayRead57 >>>3) * 1 ;
904 16 ’ h01C2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *6 + ( DelayRead57 >>>3) * 2 ;
II-126
905 16 ’ h01C3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *5 + ( DelayRead57 >>>3) * 3 ;
906 16 ’ h01C4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *4 + ( DelayRead57 >>>3) * 4 ;
907 16 ’ h01C5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *3 + ( DelayRead57 >>>3) * 5 ;
908 16 ’ h01C6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *2 + ( DelayRead57 >>>3) * 6 ;
909 16 ’ h01C7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead56
>>>3) *1 + ( DelayRead57 >>>3) * 7 ;
910 16 ’ h01C8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *8 + ( DelayRead58 >>>3) * 0 ;
911 16 ’ h01C9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *7 + ( DelayRead58 >>>3) * 1 ;
912 16 ’h01CA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *6 + ( DelayRead58 >>>3) * 2 ;
913 16 ’h01CB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *5 + ( DelayRead58 >>>3) * 3 ;
914 16 ’h01CC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *4 + ( DelayRead58 >>>3) * 4 ;
915 16 ’h01CD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *3 + ( DelayRead58 >>>3) * 5 ;
916 16 ’ h01CE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *2 + ( DelayRead58 >>>3) * 6 ;
II-127
917 16 ’ h01CF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead57
>>>3) *1 + ( DelayRead58 >>>3) * 7 ;
918 16 ’ h01D0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *8 + ( DelayRead59 >>>3) * 0 ;
919 16 ’ h01D1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *7 + ( DelayRead59 >>>3) * 1 ;
920 16 ’ h01D2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *6 + ( DelayRead59 >>>3) * 2 ;
921 16 ’ h01D3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *5 + ( DelayRead59 >>>3) * 3 ;
922 16 ’ h01D4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *4 + ( DelayRead59 >>>3) * 4 ;
923 16 ’ h01D5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *3 + ( DelayRead59 >>>3) * 5 ;
924 16 ’ h01D6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *2 + ( DelayRead59 >>>3) * 6 ;
925 16 ’ h01D7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead58
>>>3) *1 + ( DelayRead59 >>>3) * 7 ;
926 16 ’ h01D8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *8 + ( DelayRead60 >>>3) * 0 ;
927 16 ’ h01D9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *7 + ( DelayRead60 >>>3) * 1 ;
928 16 ’h01DA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *6 + ( DelayRead60 >>>3) * 2 ;
II-128
929 16 ’h01DB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *5 + ( DelayRead60 >>>3) * 3 ;
930 16 ’h01DC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *4 + ( DelayRead60 >>>3) * 4 ;
931 16 ’h01DD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *3 + ( DelayRead60 >>>3) * 5 ;
932 16 ’h01DE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *2 + ( DelayRead60 >>>3) * 6 ;
933 16 ’ h01DF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead59
>>>3) *1 + ( DelayRead60 >>>3) * 7 ;
934 16 ’ h01E0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *8 + ( DelayRead61 >>>3) * 0 ;
935 16 ’ h01E1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *7 + ( DelayRead61 >>>3) * 1 ;
936 16 ’ h01E2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *6 + ( DelayRead61 >>>3) * 2 ;
937 16 ’ h01E3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *5 + ( DelayRead61 >>>3) * 3 ;
938 16 ’ h01E4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *4 + ( DelayRead61 >>>3) * 4 ;
939 16 ’ h01E5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *3 + ( DelayRead61 >>>3) * 5 ;
940 16 ’ h01E6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *2 + ( DelayRead61 >>>3) * 6 ;
II-129
941 16 ’ h01E7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead60
>>>3) *1 + ( DelayRead61 >>>3) * 7 ;
942 16 ’ h01E8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *8 + ( DelayRead62 >>>3) * 0 ;
943 16 ’ h01E9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *7 + ( DelayRead62 >>>3) * 1 ;
944 16 ’h01EA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *6 + ( DelayRead62 >>>3) * 2 ;
945 16 ’ h01EB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *5 + ( DelayRead62 >>>3) * 3 ;
946 16 ’ h01EC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *4 + ( DelayRead62 >>>3) * 4 ;
947 16 ’h01ED : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *3 + ( DelayRead62 >>>3) * 5 ;
948 16 ’ h01EE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *2 + ( DelayRead62 >>>3) * 6 ;
949 16 ’ h01EF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead61
>>>3) *1 + ( DelayRead62 >>>3) * 7 ;
950 16 ’ h01F0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *8 + ( DelayRead63 >>>3) * 0 ;
951 16 ’ h01F1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *7 + ( DelayRead63 >>>3) * 1 ;
952 16 ’ h01F2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *6 + ( DelayRead63 >>>3) * 2 ;
II-130
953 16 ’ h01F3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *5 + ( DelayRead63 >>>3) * 3 ;
954 16 ’ h01F4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *4 + ( DelayRead63 >>>3) * 4 ;
955 16 ’ h01F5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *3 + ( DelayRead63 >>>3) * 5 ;
956 16 ’ h01F6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *2 + ( DelayRead63 >>>3) * 6 ;
957 16 ’ h01F7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead62
>>>3) *1 + ( DelayRead63 >>>3) * 7 ;
958 16 ’ h01F8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *8 + ( DelayRead64 >>>3) * 0 ;
959 16 ’ h01F9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *7 + ( DelayRead64 >>>3) * 1 ;
960 16 ’ h01FA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *6 + ( DelayRead64 >>>3) * 2 ;
961 16 ’ h01FB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *5 + ( DelayRead64 >>>3) * 3 ;
962 16 ’ h01FC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *4 + ( DelayRead64 >>>3) * 4 ;
963 16 ’ h01FD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *3 + ( DelayRead64 >>>3) * 5 ;
964 16 ’ h01FE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *2 + ( DelayRead64 >>>3) * 6 ;
II-131
965 16 ’ h01FF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead63
>>>3) *1 + ( DelayRead64 >>>3) * 7 ;
966 16 ’ h0200 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *8 + ( DelayRead65 >>>3) * 0 ;
967 16 ’ h0201 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *7 + ( DelayRead65 >>>3) * 1 ;
968 16 ’ h0202 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *6 + ( DelayRead65 >>>3) * 2 ;
969 16 ’ h0203 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *5 + ( DelayRead65 >>>3) * 3 ;
970 16 ’ h0204 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *4 + ( DelayRead65 >>>3) * 4 ;
971 16 ’ h0205 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *3 + ( DelayRead65 >>>3) * 5 ;
972 16 ’ h0206 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *2 + ( DelayRead65 >>>3) * 6 ;
973 16 ’ h0207 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead64
>>>3) *1 + ( DelayRead65 >>>3) * 7 ;
974 16 ’ h0208 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *8 + ( DelayRead66 >>>3) * 0 ;
975 16 ’ h0209 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *7 + ( DelayRead66 >>>3) * 1 ;
976 16 ’ h020A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *6 + ( DelayRead66 >>>3) * 2 ;
II-132
977 16 ’ h020B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *5 + ( DelayRead66 >>>3) * 3 ;
978 16 ’ h020C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *4 + ( DelayRead66 >>>3) * 4 ;
979 16 ’ h020D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *3 + ( DelayRead66 >>>3) * 5 ;
980 16 ’ h020E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *2 + ( DelayRead66 >>>3) * 6 ;
981 16 ’ h020F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead65
>>>3) *1 + ( DelayRead66 >>>3) * 7 ;
982 16 ’ h0210 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *8 + ( DelayRead67 >>>3) * 0 ;
983 16 ’ h0211 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *7 + ( DelayRead67 >>>3) * 1 ;
984 16 ’ h0212 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *6 + ( DelayRead67 >>>3) * 2 ;
985 16 ’ h0213 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *5 + ( DelayRead67 >>>3) * 3 ;
986 16 ’ h0214 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *4 + ( DelayRead67 >>>3) * 4 ;
987 16 ’ h0215 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *3 + ( DelayRead67 >>>3) * 5 ;
988 16 ’ h0216 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *2 + ( DelayRead67 >>>3) * 6 ;
II-133
989 16 ’ h0217 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead66
>>>3) *1 + ( DelayRead67 >>>3) * 7 ;
990 16 ’ h0218 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *8 + ( DelayRead68 >>>3) * 0 ;
991 16 ’ h0219 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *7 + ( DelayRead68 >>>3) * 1 ;
992 16 ’ h021A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *6 + ( DelayRead68 >>>3) * 2 ;
993 16 ’ h021B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *5 + ( DelayRead68 >>>3) * 3 ;
994 16 ’ h021C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *4 + ( DelayRead68 >>>3) * 4 ;
995 16 ’ h021D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *3 + ( DelayRead68 >>>3) * 5 ;
996 16 ’ h021E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *2 + ( DelayRead68 >>>3) * 6 ;
997 16 ’ h021F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead67
>>>3) *1 + ( DelayRead68 >>>3) * 7 ;
998 16 ’ h0220 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *8 + ( DelayRead69 >>>3) * 0 ;
999 16 ’ h0221 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *7 + ( DelayRead69 >>>3) * 1 ;
1000 16 ’ h0222 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *6 + ( DelayRead69 >>>3) * 2 ;
II-134
1001 16 ’ h0223 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *5 + ( DelayRead69 >>>3) * 3 ;
1002 16 ’ h0224 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *4 + ( DelayRead69 >>>3) * 4 ;
1003 16 ’ h0225 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *3 + ( DelayRead69 >>>3) * 5 ;
1004 16 ’ h0226 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *2 + ( DelayRead69 >>>3) * 6 ;
1005 16 ’ h0227 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead68
>>>3) *1 + ( DelayRead69 >>>3) * 7 ;
1006 16 ’ h0228 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *8 + ( DelayRead70 >>>3) * 0 ;
1007 16 ’ h0229 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *7 + ( DelayRead70 >>>3) * 1 ;
1008 16 ’ h022A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *6 + ( DelayRead70 >>>3) * 2 ;
1009 16 ’ h022B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *5 + ( DelayRead70 >>>3) * 3 ;
1010 16 ’ h022C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *4 + ( DelayRead70 >>>3) * 4 ;
1011 16 ’ h022D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *3 + ( DelayRead70 >>>3) * 5 ;
1012 16 ’ h022E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *2 + ( DelayRead70 >>>3) * 6 ;
II-135
1013 16 ’ h022F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead69
>>>3) *1 + ( DelayRead70 >>>3) * 7 ;
1014 16 ’ h0230 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *8 + ( DelayRead71 >>>3) * 0 ;
1015 16 ’ h0231 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *7 + ( DelayRead71 >>>3) * 1 ;
1016 16 ’ h0232 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *6 + ( DelayRead71 >>>3) * 2 ;
1017 16 ’ h0233 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *5 + ( DelayRead71 >>>3) * 3 ;
1018 16 ’ h0234 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *4 + ( DelayRead71 >>>3) * 4 ;
1019 16 ’ h0235 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *3 + ( DelayRead71 >>>3) * 5 ;
1020 16 ’ h0236 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *2 + ( DelayRead71 >>>3) * 6 ;
1021 16 ’ h0237 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead70
>>>3) *1 + ( DelayRead71 >>>3) * 7 ;
1022 16 ’ h0238 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *8 + ( DelayRead72 >>>3) * 0 ;
1023 16 ’ h0239 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *7 + ( DelayRead72 >>>3) * 1 ;
1024 16 ’ h023A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *6 + ( DelayRead72 >>>3) * 2 ;
II-136
1025 16 ’ h023B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *5 + ( DelayRead72 >>>3) * 3 ;
1026 16 ’ h023C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *4 + ( DelayRead72 >>>3) * 4 ;
1027 16 ’ h023D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *3 + ( DelayRead72 >>>3) * 5 ;
1028 16 ’ h023E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *2 + ( DelayRead72 >>>3) * 6 ;
1029 16 ’ h023F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead71
>>>3) *1 + ( DelayRead72 >>>3) * 7 ;
1030 16 ’ h0240 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *8 + ( DelayRead73 >>>3) * 0 ;
1031 16 ’ h0241 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *7 + ( DelayRead73 >>>3) * 1 ;
1032 16 ’ h0242 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *6 + ( DelayRead73 >>>3) * 2 ;
1033 16 ’ h0243 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *5 + ( DelayRead73 >>>3) * 3 ;
1034 16 ’ h0244 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *4 + ( DelayRead73 >>>3) * 4 ;
1035 16 ’ h0245 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *3 + ( DelayRead73 >>>3) * 5 ;
1036 16 ’ h0246 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *2 + ( DelayRead73 >>>3) * 6 ;
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1037 16 ’ h0247 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead72
>>>3) *1 + ( DelayRead73 >>>3) * 7 ;
1038 16 ’ h0248 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *8 + ( DelayRead74 >>>3) * 0 ;
1039 16 ’ h0249 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *7 + ( DelayRead74 >>>3) * 1 ;
1040 16 ’ h024A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *6 + ( DelayRead74 >>>3) * 2 ;
1041 16 ’ h024B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *5 + ( DelayRead74 >>>3) * 3 ;
1042 16 ’ h024C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *4 + ( DelayRead74 >>>3) * 4 ;
1043 16 ’ h024D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *3 + ( DelayRead74 >>>3) * 5 ;
1044 16 ’ h024E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *2 + ( DelayRead74 >>>3) * 6 ;
1045 16 ’ h024F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead73
>>>3) *1 + ( DelayRead74 >>>3) * 7 ;
1046 16 ’ h0250 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *8 + ( DelayRead75 >>>3) * 0 ;
1047 16 ’ h0251 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *7 + ( DelayRead75 >>>3) * 1 ;
1048 16 ’ h0252 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *6 + ( DelayRead75 >>>3) * 2 ;
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1049 16 ’ h0253 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *5 + ( DelayRead75 >>>3) * 3 ;
1050 16 ’ h0254 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *4 + ( DelayRead75 >>>3) * 4 ;
1051 16 ’ h0255 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *3 + ( DelayRead75 >>>3) * 5 ;
1052 16 ’ h0256 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *2 + ( DelayRead75 >>>3) * 6 ;
1053 16 ’ h0257 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead74
>>>3) *1 + ( DelayRead75 >>>3) * 7 ;
1054 16 ’ h0258 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *8 + ( DelayRead76 >>>3) * 0 ;
1055 16 ’ h0259 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *7 + ( DelayRead76 >>>3) * 1 ;
1056 16 ’ h025A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *6 + ( DelayRead76 >>>3) * 2 ;
1057 16 ’ h025B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *5 + ( DelayRead76 >>>3) * 3 ;
1058 16 ’ h025C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *4 + ( DelayRead76 >>>3) * 4 ;
1059 16 ’ h025D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *3 + ( DelayRead76 >>>3) * 5 ;
1060 16 ’ h025E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *2 + ( DelayRead76 >>>3) * 6 ;
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1061 16 ’ h025F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead75
>>>3) *1 + ( DelayRead76 >>>3) * 7 ;
1062 16 ’ h0260 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *8 + ( DelayRead77 >>>3) * 0 ;
1063 16 ’ h0261 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *7 + ( DelayRead77 >>>3) * 1 ;
1064 16 ’ h0262 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *6 + ( DelayRead77 >>>3) * 2 ;
1065 16 ’ h0263 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *5 + ( DelayRead77 >>>3) * 3 ;
1066 16 ’ h0264 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *4 + ( DelayRead77 >>>3) * 4 ;
1067 16 ’ h0265 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *3 + ( DelayRead77 >>>3) * 5 ;
1068 16 ’ h0266 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *2 + ( DelayRead77 >>>3) * 6 ;
1069 16 ’ h0267 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead76
>>>3) *1 + ( DelayRead77 >>>3) * 7 ;
1070 16 ’ h0268 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *8 + ( DelayRead78 >>>3) * 0 ;
1071 16 ’ h0269 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *7 + ( DelayRead78 >>>3) * 1 ;
1072 16 ’ h026A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *6 + ( DelayRead78 >>>3) * 2 ;
II-140
1073 16 ’ h026B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *5 + ( DelayRead78 >>>3) * 3 ;
1074 16 ’ h026C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *4 + ( DelayRead78 >>>3) * 4 ;
1075 16 ’ h026D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *3 + ( DelayRead78 >>>3) * 5 ;
1076 16 ’ h026E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *2 + ( DelayRead78 >>>3) * 6 ;
1077 16 ’ h026F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead77
>>>3) *1 + ( DelayRead78 >>>3) * 7 ;
1078 16 ’ h0270 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *8 + ( DelayRead79 >>>3) * 0 ;
1079 16 ’ h0271 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *7 + ( DelayRead79 >>>3) * 1 ;
1080 16 ’ h0272 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *6 + ( DelayRead79 >>>3) * 2 ;
1081 16 ’ h0273 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *5 + ( DelayRead79 >>>3) * 3 ;
1082 16 ’ h0274 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *4 + ( DelayRead79 >>>3) * 4 ;
1083 16 ’ h0275 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *3 + ( DelayRead79 >>>3) * 5 ;
1084 16 ’ h0276 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *2 + ( DelayRead79 >>>3) * 6 ;
II-141
1085 16 ’ h0277 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead78
>>>3) *1 + ( DelayRead79 >>>3) * 7 ;
1086 16 ’ h0278 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *8 + ( DelayRead80 >>>3) * 0 ;
1087 16 ’ h0279 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *7 + ( DelayRead80 >>>3) * 1 ;
1088 16 ’ h027A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *6 + ( DelayRead80 >>>3) * 2 ;
1089 16 ’ h027B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *5 + ( DelayRead80 >>>3) * 3 ;
1090 16 ’ h027C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *4 + ( DelayRead80 >>>3) * 4 ;
1091 16 ’ h027D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *3 + ( DelayRead80 >>>3) * 5 ;
1092 16 ’ h027E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *2 + ( DelayRead80 >>>3) * 6 ;
1093 16 ’ h027F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead79
>>>3) *1 + ( DelayRead80 >>>3) * 7 ;
1094 16 ’ h0280 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *8 + ( DelayRead81 >>>3) * 0 ;
1095 16 ’ h0281 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *7 + ( DelayRead81 >>>3) * 1 ;
1096 16 ’ h0282 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *6 + ( DelayRead81 >>>3) * 2 ;
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1097 16 ’ h0283 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *5 + ( DelayRead81 >>>3) * 3 ;
1098 16 ’ h0284 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *4 + ( DelayRead81 >>>3) * 4 ;
1099 16 ’ h0285 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *3 + ( DelayRead81 >>>3) * 5 ;
1100 16 ’ h0286 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *2 + ( DelayRead81 >>>3) * 6 ;
1101 16 ’ h0287 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead80
>>>3) *1 + ( DelayRead81 >>>3) * 7 ;
1102 16 ’ h0288 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *8 + ( DelayRead82 >>>3) * 0 ;
1103 16 ’ h0289 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *7 + ( DelayRead82 >>>3) * 1 ;
1104 16 ’ h028A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *6 + ( DelayRead82 >>>3) * 2 ;
1105 16 ’ h028B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *5 + ( DelayRead82 >>>3) * 3 ;
1106 16 ’ h028C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *4 + ( DelayRead82 >>>3) * 4 ;
1107 16 ’ h028D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *3 + ( DelayRead82 >>>3) * 5 ;
1108 16 ’ h028E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *2 + ( DelayRead82 >>>3) * 6 ;
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1109 16 ’ h028F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead81
>>>3) *1 + ( DelayRead82 >>>3) * 7 ;
1110 16 ’ h0290 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *8 + ( DelayRead83 >>>3) * 0 ;
1111 16 ’ h0291 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *7 + ( DelayRead83 >>>3) * 1 ;
1112 16 ’ h0292 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *6 + ( DelayRead83 >>>3) * 2 ;
1113 16 ’ h0293 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *5 + ( DelayRead83 >>>3) * 3 ;
1114 16 ’ h0294 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *4 + ( DelayRead83 >>>3) * 4 ;
1115 16 ’ h0295 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *3 + ( DelayRead83 >>>3) * 5 ;
1116 16 ’ h0296 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *2 + ( DelayRead83 >>>3) * 6 ;
1117 16 ’ h0297 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead82
>>>3) *1 + ( DelayRead83 >>>3) * 7 ;
1118 16 ’ h0298 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *8 + ( DelayRead84 >>>3) * 0 ;
1119 16 ’ h0299 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *7 + ( DelayRead84 >>>3) * 1 ;
1120 16 ’ h029A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *6 + ( DelayRead84 >>>3) * 2 ;
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1121 16 ’ h029B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *5 + ( DelayRead84 >>>3) * 3 ;
1122 16 ’ h029C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *4 + ( DelayRead84 >>>3) * 4 ;
1123 16 ’ h029D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *3 + ( DelayRead84 >>>3) * 5 ;
1124 16 ’ h029E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *2 + ( DelayRead84 >>>3) * 6 ;
1125 16 ’ h029F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead83
>>>3) *1 + ( DelayRead84 >>>3) * 7 ;
1126 16 ’ h02A0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *8 + ( DelayRead85 >>>3) * 0 ;
1127 16 ’ h02A1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *7 + ( DelayRead85 >>>3) * 1 ;
1128 16 ’ h02A2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *6 + ( DelayRead85 >>>3) * 2 ;
1129 16 ’ h02A3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *5 + ( DelayRead85 >>>3) * 3 ;
1130 16 ’ h02A4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *4 + ( DelayRead85 >>>3) * 4 ;
1131 16 ’ h02A5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *3 + ( DelayRead85 >>>3) * 5 ;
1132 16 ’ h02A6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *2 + ( DelayRead85 >>>3) * 6 ;
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1133 16 ’ h02A7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead84
>>>3) *1 + ( DelayRead85 >>>3) * 7 ;
1134 16 ’ h02A8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *8 + ( DelayRead86 >>>3) * 0 ;
1135 16 ’ h02A9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *7 + ( DelayRead86 >>>3) * 1 ;
1136 16 ’h02AA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *6 + ( DelayRead86 >>>3) * 2 ;
1137 16 ’h02AB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *5 + ( DelayRead86 >>>3) * 3 ;
1138 16 ’h02AC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *4 + ( DelayRead86 >>>3) * 4 ;
1139 16 ’h02AD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *3 + ( DelayRead86 >>>3) * 5 ;
1140 16 ’h02AE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *2 + ( DelayRead86 >>>3) * 6 ;
1141 16 ’ h02AF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead85
>>>3) *1 + ( DelayRead86 >>>3) * 7 ;
1142 16 ’ h02B0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *8 + ( DelayRead87 >>>3) * 0 ;
1143 16 ’ h02B1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *7 + ( DelayRead87 >>>3) * 1 ;
1144 16 ’ h02B2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *6 + ( DelayRead87 >>>3) * 2 ;
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1145 16 ’ h02B3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *5 + ( DelayRead87 >>>3) * 3 ;
1146 16 ’ h02B4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *4 + ( DelayRead87 >>>3) * 4 ;
1147 16 ’ h02B5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *3 + ( DelayRead87 >>>3) * 5 ;
1148 16 ’ h02B6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *2 + ( DelayRead87 >>>3) * 6 ;
1149 16 ’ h02B7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead86
>>>3) *1 + ( DelayRead87 >>>3) * 7 ;
1150 16 ’ h02B8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *8 + ( DelayRead88 >>>3) * 0 ;
1151 16 ’ h02B9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *7 + ( DelayRead88 >>>3) * 1 ;
1152 16 ’h02BA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *6 + ( DelayRead88 >>>3) * 2 ;
1153 16 ’h02BB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *5 + ( DelayRead88 >>>3) * 3 ;
1154 16 ’h02BC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *4 + ( DelayRead88 >>>3) * 4 ;
1155 16 ’h02BD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *3 + ( DelayRead88 >>>3) * 5 ;
1156 16 ’ h02BE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *2 + ( DelayRead88 >>>3) * 6 ;
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1157 16 ’ h02BF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead87
>>>3) *1 + ( DelayRead88 >>>3) * 7 ;
1158 16 ’ h02C0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *8 + ( DelayRead89 >>>3) * 0 ;
1159 16 ’ h02C1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *7 + ( DelayRead89 >>>3) * 1 ;
1160 16 ’ h02C2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *6 + ( DelayRead89 >>>3) * 2 ;
1161 16 ’ h02C3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *5 + ( DelayRead89 >>>3) * 3 ;
1162 16 ’ h02C4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *4 + ( DelayRead89 >>>3) * 4 ;
1163 16 ’ h02C5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *3 + ( DelayRead89 >>>3) * 5 ;
1164 16 ’ h02C6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *2 + ( DelayRead89 >>>3) * 6 ;
1165 16 ’ h02C7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead88
>>>3) *1 + ( DelayRead89 >>>3) * 7 ;
1166 16 ’ h02C8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *8 + ( DelayRead90 >>>3) * 0 ;
1167 16 ’ h02C9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *7 + ( DelayRead90 >>>3) * 1 ;
1168 16 ’h02CA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *6 + ( DelayRead90 >>>3) * 2 ;
II-148
1169 16 ’h02CB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *5 + ( DelayRead90 >>>3) * 3 ;
1170 16 ’h02CC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *4 + ( DelayRead90 >>>3) * 4 ;
1171 16 ’h02CD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *3 + ( DelayRead90 >>>3) * 5 ;
1172 16 ’ h02CE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *2 + ( DelayRead90 >>>3) * 6 ;
1173 16 ’ h02CF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead89
>>>3) *1 + ( DelayRead90 >>>3) * 7 ;
1174 16 ’ h02D0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *8 + ( DelayRead91 >>>3) * 0 ;
1175 16 ’ h02D1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *7 + ( DelayRead91 >>>3) * 1 ;
1176 16 ’ h02D2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *6 + ( DelayRead91 >>>3) * 2 ;
1177 16 ’ h02D3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *5 + ( DelayRead91 >>>3) * 3 ;
1178 16 ’ h02D4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *4 + ( DelayRead91 >>>3) * 4 ;
1179 16 ’ h02D5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *3 + ( DelayRead91 >>>3) * 5 ;
1180 16 ’ h02D6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *2 + ( DelayRead91 >>>3) * 6 ;
II-149
1181 16 ’ h02D7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead90
>>>3) *1 + ( DelayRead91 >>>3) * 7 ;
1182 16 ’ h02D8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *8 + ( DelayRead92 >>>3) * 0 ;
1183 16 ’ h02D9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *7 + ( DelayRead92 >>>3) * 1 ;
1184 16 ’h02DA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *6 + ( DelayRead92 >>>3) * 2 ;
1185 16 ’h02DB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *5 + ( DelayRead92 >>>3) * 3 ;
1186 16 ’h02DC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *4 + ( DelayRead92 >>>3) * 4 ;
1187 16 ’h02DD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *3 + ( DelayRead92 >>>3) * 5 ;
1188 16 ’h02DE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *2 + ( DelayRead92 >>>3) * 6 ;
1189 16 ’ h02DF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead91
>>>3) *1 + ( DelayRead92 >>>3) * 7 ;
1190 16 ’ h02E0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *8 + ( DelayRead93 >>>3) * 0 ;
1191 16 ’ h02E1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *7 + ( DelayRead93 >>>3) * 1 ;
1192 16 ’ h02E2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *6 + ( DelayRead93 >>>3) * 2 ;
II-150
1193 16 ’ h02E3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *5 + ( DelayRead93 >>>3) * 3 ;
1194 16 ’ h02E4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *4 + ( DelayRead93 >>>3) * 4 ;
1195 16 ’ h02E5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *3 + ( DelayRead93 >>>3) * 5 ;
1196 16 ’ h02E6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *2 + ( DelayRead93 >>>3) * 6 ;
1197 16 ’ h02E7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead92
>>>3) *1 + ( DelayRead93 >>>3) * 7 ;
1198 16 ’ h02E8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *8 + ( DelayRead94 >>>3) * 0 ;
1199 16 ’ h02E9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *7 + ( DelayRead94 >>>3) * 1 ;
1200 16 ’h02EA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *6 + ( DelayRead94 >>>3) * 2 ;
1201 16 ’ h02EB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *5 + ( DelayRead94 >>>3) * 3 ;
1202 16 ’ h02EC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *4 + ( DelayRead94 >>>3) * 4 ;
1203 16 ’h02ED : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *3 + ( DelayRead94 >>>3) * 5 ;
1204 16 ’ h02EE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *2 + ( DelayRead94 >>>3) * 6 ;
II-151
1205 16 ’ h02EF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead93
>>>3) *1 + ( DelayRead94 >>>3) * 7 ;
1206 16 ’ h02F0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *8 + ( DelayRead95 >>>3) * 0 ;
1207 16 ’ h02F1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *7 + ( DelayRead95 >>>3) * 1 ;
1208 16 ’ h02F2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *6 + ( DelayRead95 >>>3) * 2 ;
1209 16 ’ h02F3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *5 + ( DelayRead95 >>>3) * 3 ;
1210 16 ’ h02F4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *4 + ( DelayRead95 >>>3) * 4 ;
1211 16 ’ h02F5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *3 + ( DelayRead95 >>>3) * 5 ;
1212 16 ’ h02F6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *2 + ( DelayRead95 >>>3) * 6 ;
1213 16 ’ h02F7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead94
>>>3) *1 + ( DelayRead95 >>>3) * 7 ;
1214 16 ’ h02F8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *8 + ( DelayRead96 >>>3) * 0 ;
1215 16 ’ h02F9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *7 + ( DelayRead96 >>>3) * 1 ;
1216 16 ’ h02FA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *6 + ( DelayRead96 >>>3) * 2 ;
II-152
1217 16 ’ h02FB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *5 + ( DelayRead96 >>>3) * 3 ;
1218 16 ’ h02FC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *4 + ( DelayRead96 >>>3) * 4 ;
1219 16 ’ h02FD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *3 + ( DelayRead96 >>>3) * 5 ;
1220 16 ’ h02FE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *2 + ( DelayRead96 >>>3) * 6 ;
1221 16 ’ h02FF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead95
>>>3) *1 + ( DelayRead96 >>>3) * 7 ;
1222 16 ’ h0300 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *8 + ( DelayRead97 >>>3) * 0 ;
1223 16 ’ h0301 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *7 + ( DelayRead97 >>>3) * 1 ;
1224 16 ’ h0302 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *6 + ( DelayRead97 >>>3) * 2 ;
1225 16 ’ h0303 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *5 + ( DelayRead97 >>>3) * 3 ;
1226 16 ’ h0304 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *4 + ( DelayRead97 >>>3) * 4 ;
1227 16 ’ h0305 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *3 + ( DelayRead97 >>>3) * 5 ;
1228 16 ’ h0306 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *2 + ( DelayRead97 >>>3) * 6 ;
II-153
1229 16 ’ h0307 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead96
>>>3) *1 + ( DelayRead97 >>>3) * 7 ;
1230 16 ’ h0308 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *8 + ( DelayRead98 >>>3) * 0 ;
1231 16 ’ h0309 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *7 + ( DelayRead98 >>>3) * 1 ;
1232 16 ’ h030A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *6 + ( DelayRead98 >>>3) * 2 ;
1233 16 ’ h030B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *5 + ( DelayRead98 >>>3) * 3 ;
1234 16 ’ h030C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *4 + ( DelayRead98 >>>3) * 4 ;
1235 16 ’ h030D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *3 + ( DelayRead98 >>>3) * 5 ;
1236 16 ’ h030E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *2 + ( DelayRead98 >>>3) * 6 ;
1237 16 ’ h030F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead97
>>>3) *1 + ( DelayRead98 >>>3) * 7 ;
1238 16 ’ h0310 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *8 + ( DelayRead99 >>>3) * 0 ;
1239 16 ’ h0311 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *7 + ( DelayRead99 >>>3) * 1 ;
1240 16 ’ h0312 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *6 + ( DelayRead99 >>>3) * 2 ;
II-154
1241 16 ’ h0313 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *5 + ( DelayRead99 >>>3) * 3 ;
1242 16 ’ h0314 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *4 + ( DelayRead99 >>>3) * 4 ;
1243 16 ’ h0315 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *3 + ( DelayRead99 >>>3) * 5 ;
1244 16 ’ h0316 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *2 + ( DelayRead99 >>>3) * 6 ;
1245 16 ’ h0317 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead98
>>>3) *1 + ( DelayRead99 >>>3) * 7 ;
1246 16 ’ h0318 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *8 + ( DelayRead100 >>>3) * 0 ;
1247 16 ’ h0319 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *7 + ( DelayRead100 >>>3) * 1 ;
1248 16 ’ h031A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *6 + ( DelayRead100 >>>3) * 2 ;
1249 16 ’ h031B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *5 + ( DelayRead100 >>>3) * 3 ;
1250 16 ’ h031C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *4 + ( DelayRead100 >>>3) * 4 ;
1251 16 ’ h031D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *3 + ( DelayRead100 >>>3) * 5 ;
1252 16 ’ h031E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *2 + ( DelayRead100 >>>3) * 6 ;
II-155
1253 16 ’ h031F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead99
>>>3) *1 + ( DelayRead100 >>>3) * 7 ;
1254 16 ’ h0320 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *8 + ( DelayRead101 >>>3) * 0 ;
1255 16 ’ h0321 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *7 + ( DelayRead101 >>>3) * 1 ;
1256 16 ’ h0322 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *6 + ( DelayRead101 >>>3) * 2 ;
1257 16 ’ h0323 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *5 + ( DelayRead101 >>>3) * 3 ;
1258 16 ’ h0324 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *4 + ( DelayRead101 >>>3) * 4 ;
1259 16 ’ h0325 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *3 + ( DelayRead101 >>>3) * 5 ;
1260 16 ’ h0326 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *2 + ( DelayRead101 >>>3) * 6 ;
1261 16 ’ h0327 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead100
>>>3) *1 + ( DelayRead101 >>>3) * 7 ;
1262 16 ’ h0328 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *8 + ( DelayRead102 >>>3) * 0 ;
1263 16 ’ h0329 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *7 + ( DelayRead102 >>>3) * 1 ;
1264 16 ’ h032A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *6 + ( DelayRead102 >>>3) * 2 ;
II-156
1265 16 ’ h032B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *5 + ( DelayRead102 >>>3) * 3 ;
1266 16 ’ h032C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *4 + ( DelayRead102 >>>3) * 4 ;
1267 16 ’ h032D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *3 + ( DelayRead102 >>>3) * 5 ;
1268 16 ’ h032E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *2 + ( DelayRead102 >>>3) * 6 ;
1269 16 ’ h032F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead101
>>>3) *1 + ( DelayRead102 >>>3) * 7 ;
1270 16 ’ h0330 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *8 + ( DelayRead103 >>>3) * 0 ;
1271 16 ’ h0331 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *7 + ( DelayRead103 >>>3) * 1 ;
1272 16 ’ h0332 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *6 + ( DelayRead103 >>>3) * 2 ;
1273 16 ’ h0333 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *5 + ( DelayRead103 >>>3) * 3 ;
1274 16 ’ h0334 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *4 + ( DelayRead103 >>>3) * 4 ;
1275 16 ’ h0335 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *3 + ( DelayRead103 >>>3) * 5 ;
1276 16 ’ h0336 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *2 + ( DelayRead103 >>>3) * 6 ;
II-157
1277 16 ’ h0337 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead102
>>>3) *1 + ( DelayRead103 >>>3) * 7 ;
1278 16 ’ h0338 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *8 + ( DelayRead104 >>>3) * 0 ;
1279 16 ’ h0339 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *7 + ( DelayRead104 >>>3) * 1 ;
1280 16 ’ h033A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *6 + ( DelayRead104 >>>3) * 2 ;
1281 16 ’ h033B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *5 + ( DelayRead104 >>>3) * 3 ;
1282 16 ’ h033C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *4 + ( DelayRead104 >>>3) * 4 ;
1283 16 ’ h033D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *3 + ( DelayRead104 >>>3) * 5 ;
1284 16 ’ h033E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *2 + ( DelayRead104 >>>3) * 6 ;
1285 16 ’ h033F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead103
>>>3) *1 + ( DelayRead104 >>>3) * 7 ;
1286 16 ’ h0340 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *8 + ( DelayRead105 >>>3) * 0 ;
1287 16 ’ h0341 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *7 + ( DelayRead105 >>>3) * 1 ;
1288 16 ’ h0342 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *6 + ( DelayRead105 >>>3) * 2 ;
II-158
1289 16 ’ h0343 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *5 + ( DelayRead105 >>>3) * 3 ;
1290 16 ’ h0344 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *4 + ( DelayRead105 >>>3) * 4 ;
1291 16 ’ h0345 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *3 + ( DelayRead105 >>>3) * 5 ;
1292 16 ’ h0346 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *2 + ( DelayRead105 >>>3) * 6 ;
1293 16 ’ h0347 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead104
>>>3) *1 + ( DelayRead105 >>>3) * 7 ;
1294 16 ’ h0348 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *8 + ( DelayRead106 >>>3) * 0 ;
1295 16 ’ h0349 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *7 + ( DelayRead106 >>>3) * 1 ;
1296 16 ’ h034A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *6 + ( DelayRead106 >>>3) * 2 ;
1297 16 ’ h034B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *5 + ( DelayRead106 >>>3) * 3 ;
1298 16 ’ h034C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *4 + ( DelayRead106 >>>3) * 4 ;
1299 16 ’ h034D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *3 + ( DelayRead106 >>>3) * 5 ;
1300 16 ’ h034E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *2 + ( DelayRead106 >>>3) * 6 ;
II-159
1301 16 ’ h034F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead105
>>>3) *1 + ( DelayRead106 >>>3) * 7 ;
1302 16 ’ h0350 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *8 + ( DelayRead107 >>>3) * 0 ;
1303 16 ’ h0351 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *7 + ( DelayRead107 >>>3) * 1 ;
1304 16 ’ h0352 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *6 + ( DelayRead107 >>>3) * 2 ;
1305 16 ’ h0353 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *5 + ( DelayRead107 >>>3) * 3 ;
1306 16 ’ h0354 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *4 + ( DelayRead107 >>>3) * 4 ;
1307 16 ’ h0355 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *3 + ( DelayRead107 >>>3) * 5 ;
1308 16 ’ h0356 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *2 + ( DelayRead107 >>>3) * 6 ;
1309 16 ’ h0357 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead106
>>>3) *1 + ( DelayRead107 >>>3) * 7 ;
1310 16 ’ h0358 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *8 + ( DelayRead108 >>>3) * 0 ;
1311 16 ’ h0359 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *7 + ( DelayRead108 >>>3) * 1 ;
1312 16 ’ h035A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *6 + ( DelayRead108 >>>3) * 2 ;
II-160
1313 16 ’ h035B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *5 + ( DelayRead108 >>>3) * 3 ;
1314 16 ’ h035C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *4 + ( DelayRead108 >>>3) * 4 ;
1315 16 ’ h035D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *3 + ( DelayRead108 >>>3) * 5 ;
1316 16 ’ h035E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *2 + ( DelayRead108 >>>3) * 6 ;
1317 16 ’ h035F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead107
>>>3) *1 + ( DelayRead108 >>>3) * 7 ;
1318 16 ’ h0360 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *8 + ( DelayRead109 >>>3) * 0 ;
1319 16 ’ h0361 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *7 + ( DelayRead109 >>>3) * 1 ;
1320 16 ’ h0362 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *6 + ( DelayRead109 >>>3) * 2 ;
1321 16 ’ h0363 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *5 + ( DelayRead109 >>>3) * 3 ;
1322 16 ’ h0364 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *4 + ( DelayRead109 >>>3) * 4 ;
1323 16 ’ h0365 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *3 + ( DelayRead109 >>>3) * 5 ;
1324 16 ’ h0366 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *2 + ( DelayRead109 >>>3) * 6 ;
II-161
1325 16 ’ h0367 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead108
>>>3) *1 + ( DelayRead109 >>>3) * 7 ;
1326 16 ’ h0368 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *8 + ( DelayRead110 >>>3) * 0 ;
1327 16 ’ h0369 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *7 + ( DelayRead110 >>>3) * 1 ;
1328 16 ’ h036A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *6 + ( DelayRead110 >>>3) * 2 ;
1329 16 ’ h036B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *5 + ( DelayRead110 >>>3) * 3 ;
1330 16 ’ h036C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *4 + ( DelayRead110 >>>3) * 4 ;
1331 16 ’ h036D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *3 + ( DelayRead110 >>>3) * 5 ;
1332 16 ’ h036E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *2 + ( DelayRead110 >>>3) * 6 ;
1333 16 ’ h036F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead109
>>>3) *1 + ( DelayRead110 >>>3) * 7 ;
1334 16 ’ h0370 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *8 + ( DelayRead111 >>>3) * 0 ;
1335 16 ’ h0371 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *7 + ( DelayRead111 >>>3) * 1 ;
1336 16 ’ h0372 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *6 + ( DelayRead111 >>>3) * 2 ;
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1337 16 ’ h0373 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *5 + ( DelayRead111 >>>3) * 3 ;
1338 16 ’ h0374 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *4 + ( DelayRead111 >>>3) * 4 ;
1339 16 ’ h0375 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *3 + ( DelayRead111 >>>3) * 5 ;
1340 16 ’ h0376 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *2 + ( DelayRead111 >>>3) * 6 ;
1341 16 ’ h0377 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead110
>>>3) *1 + ( DelayRead111 >>>3) * 7 ;
1342 16 ’ h0378 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *8 + ( DelayRead112 >>>3) * 0 ;
1343 16 ’ h0379 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *7 + ( DelayRead112 >>>3) * 1 ;
1344 16 ’ h037A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *6 + ( DelayRead112 >>>3) * 2 ;
1345 16 ’ h037B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *5 + ( DelayRead112 >>>3) * 3 ;
1346 16 ’ h037C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *4 + ( DelayRead112 >>>3) * 4 ;
1347 16 ’ h037D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *3 + ( DelayRead112 >>>3) * 5 ;
1348 16 ’ h037E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *2 + ( DelayRead112 >>>3) * 6 ;
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1349 16 ’ h037F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead111
>>>3) *1 + ( DelayRead112 >>>3) * 7 ;
1350 16 ’ h0380 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *8 + ( DelayRead113 >>>3) * 0 ;
1351 16 ’ h0381 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *7 + ( DelayRead113 >>>3) * 1 ;
1352 16 ’ h0382 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *6 + ( DelayRead113 >>>3) * 2 ;
1353 16 ’ h0383 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *5 + ( DelayRead113 >>>3) * 3 ;
1354 16 ’ h0384 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *4 + ( DelayRead113 >>>3) * 4 ;
1355 16 ’ h0385 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *3 + ( DelayRead113 >>>3) * 5 ;
1356 16 ’ h0386 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *2 + ( DelayRead113 >>>3) * 6 ;
1357 16 ’ h0387 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead112
>>>3) *1 + ( DelayRead113 >>>3) * 7 ;
1358 16 ’ h0388 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *8 + ( DelayRead114 >>>3) * 0 ;
1359 16 ’ h0389 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *7 + ( DelayRead114 >>>3) * 1 ;
1360 16 ’ h038A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *6 + ( DelayRead114 >>>3) * 2 ;
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1361 16 ’ h038B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *5 + ( DelayRead114 >>>3) * 3 ;
1362 16 ’ h038C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *4 + ( DelayRead114 >>>3) * 4 ;
1363 16 ’ h038D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *3 + ( DelayRead114 >>>3) * 5 ;
1364 16 ’ h038E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *2 + ( DelayRead114 >>>3) * 6 ;
1365 16 ’ h038F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead113
>>>3) *1 + ( DelayRead114 >>>3) * 7 ;
1366 16 ’ h0390 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *8 + ( DelayRead115 >>>3) * 0 ;
1367 16 ’ h0391 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *7 + ( DelayRead115 >>>3) * 1 ;
1368 16 ’ h0392 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *6 + ( DelayRead115 >>>3) * 2 ;
1369 16 ’ h0393 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *5 + ( DelayRead115 >>>3) * 3 ;
1370 16 ’ h0394 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *4 + ( DelayRead115 >>>3) * 4 ;
1371 16 ’ h0395 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *3 + ( DelayRead115 >>>3) * 5 ;
1372 16 ’ h0396 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *2 + ( DelayRead115 >>>3) * 6 ;
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1373 16 ’ h0397 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead114
>>>3) *1 + ( DelayRead115 >>>3) * 7 ;
1374 16 ’ h0398 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *8 + ( DelayRead116 >>>3) * 0 ;
1375 16 ’ h0399 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *7 + ( DelayRead116 >>>3) * 1 ;
1376 16 ’ h039A : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *6 + ( DelayRead116 >>>3) * 2 ;
1377 16 ’ h039B : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *5 + ( DelayRead116 >>>3) * 3 ;
1378 16 ’ h039C : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *4 + ( DelayRead116 >>>3) * 4 ;
1379 16 ’ h039D : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *3 + ( DelayRead116 >>>3) * 5 ;
1380 16 ’ h039E : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *2 + ( DelayRead116 >>>3) * 6 ;
1381 16 ’ h039F : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead115
>>>3) *1 + ( DelayRead116 >>>3) * 7 ;
1382 16 ’ h03A0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *8 + ( DelayRead117 >>>3) * 0 ;
1383 16 ’ h03A1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *7 + ( DelayRead117 >>>3) * 1 ;
1384 16 ’ h03A2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *6 + ( DelayRead117 >>>3) * 2 ;
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1385 16 ’ h03A3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *5 + ( DelayRead117 >>>3) * 3 ;
1386 16 ’ h03A4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *4 + ( DelayRead117 >>>3) * 4 ;
1387 16 ’ h03A5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *3 + ( DelayRead117 >>>3) * 5 ;
1388 16 ’ h03A6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *2 + ( DelayRead117 >>>3) * 6 ;
1389 16 ’ h03A7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead116
>>>3) *1 + ( DelayRead117 >>>3) * 7 ;
1390 16 ’ h03A8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *8 + ( DelayRead118 >>>3) * 0 ;
1391 16 ’ h03A9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *7 + ( DelayRead118 >>>3) * 1 ;
1392 16 ’h03AA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *6 + ( DelayRead118 >>>3) * 2 ;
1393 16 ’h03AB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *5 + ( DelayRead118 >>>3) * 3 ;
1394 16 ’h03AC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *4 + ( DelayRead118 >>>3) * 4 ;
1395 16 ’h03AD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *3 + ( DelayRead118 >>>3) * 5 ;
1396 16 ’h03AE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *2 + ( DelayRead118 >>>3) * 6 ;
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1397 16 ’ h03AF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead117
>>>3) *1 + ( DelayRead118 >>>3) * 7 ;
1398 16 ’ h03B0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *8 + ( DelayRead119 >>>3) * 0 ;
1399 16 ’ h03B1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *7 + ( DelayRead119 >>>3) * 1 ;
1400 16 ’ h03B2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *6 + ( DelayRead119 >>>3) * 2 ;
1401 16 ’ h03B3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *5 + ( DelayRead119 >>>3) * 3 ;
1402 16 ’ h03B4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *4 + ( DelayRead119 >>>3) * 4 ;
1403 16 ’ h03B5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *3 + ( DelayRead119 >>>3) * 5 ;
1404 16 ’ h03B6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *2 + ( DelayRead119 >>>3) * 6 ;
1405 16 ’ h03B7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead118
>>>3) *1 + ( DelayRead119 >>>3) * 7 ;
1406 16 ’ h03B8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *8 + ( DelayRead120 >>>3) * 0 ;
1407 16 ’ h03B9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *7 + ( DelayRead120 >>>3) * 1 ;
1408 16 ’h03BA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *6 + ( DelayRead120 >>>3) * 2 ;
II-168
1409 16 ’h03BB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *5 + ( DelayRead120 >>>3) * 3 ;
1410 16 ’h03BC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *4 + ( DelayRead120 >>>3) * 4 ;
1411 16 ’h03BD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *3 + ( DelayRead120 >>>3) * 5 ;
1412 16 ’ h03BE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *2 + ( DelayRead120 >>>3) * 6 ;
1413 16 ’ h03BF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead119
>>>3) *1 + ( DelayRead120 >>>3) * 7 ;
1414 16 ’ h03C0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *8 + ( DelayRead121 >>>3) * 0 ;
1415 16 ’ h03C1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *7 + ( DelayRead121 >>>3) * 1 ;
1416 16 ’ h03C2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *6 + ( DelayRead121 >>>3) * 2 ;
1417 16 ’ h03C3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *5 + ( DelayRead121 >>>3) * 3 ;
1418 16 ’ h03C4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *4 + ( DelayRead121 >>>3) * 4 ;
1419 16 ’ h03C5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *3 + ( DelayRead121 >>>3) * 5 ;
1420 16 ’ h03C6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *2 + ( DelayRead121 >>>3) * 6 ;
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1421 16 ’ h03C7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead120
>>>3) *1 + ( DelayRead121 >>>3) * 7 ;
1422 16 ’ h03C8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *8 + ( DelayRead122 >>>3) * 0 ;
1423 16 ’ h03C9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *7 + ( DelayRead122 >>>3) * 1 ;
1424 16 ’h03CA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *6 + ( DelayRead122 >>>3) * 2 ;
1425 16 ’h03CB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *5 + ( DelayRead122 >>>3) * 3 ;
1426 16 ’h03CC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *4 + ( DelayRead122 >>>3) * 4 ;
1427 16 ’h03CD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *3 + ( DelayRead122 >>>3) * 5 ;
1428 16 ’ h03CE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *2 + ( DelayRead122 >>>3) * 6 ;
1429 16 ’ h03CF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead121
>>>3) *1 + ( DelayRead122 >>>3) * 7 ;
1430 16 ’ h03D0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *8 + ( DelayRead123 >>>3) * 0 ;
1431 16 ’ h03D1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *7 + ( DelayRead123 >>>3) * 1 ;
1432 16 ’ h03D2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *6 + ( DelayRead123 >>>3) * 2 ;
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1433 16 ’ h03D3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *5 + ( DelayRead123 >>>3) * 3 ;
1434 16 ’ h03D4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *4 + ( DelayRead123 >>>3) * 4 ;
1435 16 ’ h03D5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *3 + ( DelayRead123 >>>3) * 5 ;
1436 16 ’ h03D6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *2 + ( DelayRead123 >>>3) * 6 ;
1437 16 ’ h03D7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead122
>>>3) *1 + ( DelayRead123 >>>3) * 7 ;
1438 16 ’ h03D8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *8 + ( DelayRead124 >>>3) * 0 ;
1439 16 ’ h03D9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *7 + ( DelayRead124 >>>3) * 1 ;
1440 16 ’h03DA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *6 + ( DelayRead124 >>>3) * 2 ;
1441 16 ’h03DB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *5 + ( DelayRead124 >>>3) * 3 ;
1442 16 ’h03DC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *4 + ( DelayRead124 >>>3) * 4 ;
1443 16 ’h03DD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *3 + ( DelayRead124 >>>3) * 5 ;
1444 16 ’h03DE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *2 + ( DelayRead124 >>>3) * 6 ;
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1445 16 ’ h03DF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead123
>>>3) *1 + ( DelayRead124 >>>3) * 7 ;
1446 16 ’ h03E0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *8 + ( DelayRead125 >>>3) * 0 ;
1447 16 ’ h03E1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *7 + ( DelayRead125 >>>3) * 1 ;
1448 16 ’ h03E2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *6 + ( DelayRead125 >>>3) * 2 ;
1449 16 ’ h03E3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *5 + ( DelayRead125 >>>3) * 3 ;
1450 16 ’ h03E4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *4 + ( DelayRead125 >>>3) * 4 ;
1451 16 ’ h03E5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *3 + ( DelayRead125 >>>3) * 5 ;
1452 16 ’ h03E6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *2 + ( DelayRead125 >>>3) * 6 ;
1453 16 ’ h03E7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead124
>>>3) *1 + ( DelayRead125 >>>3) * 7 ;
1454 16 ’ h03E8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *8 + ( DelayRead126 >>>3) * 0 ;
1455 16 ’ h03E9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *7 + ( DelayRead126 >>>3) * 1 ;
1456 16 ’h03EA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *6 + ( DelayRead126 >>>3) * 2 ;
II-172
1457 16 ’ h03EB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *5 + ( DelayRead126 >>>3) * 3 ;
1458 16 ’ h03EC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *4 + ( DelayRead126 >>>3) * 4 ;
1459 16 ’h03ED : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *3 + ( DelayRead126 >>>3) * 5 ;
1460 16 ’ h03EE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *2 + ( DelayRead126 >>>3) * 6 ;
1461 16 ’ h03EF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead125
>>>3) *1 + ( DelayRead126 >>>3) * 7 ;
1462 16 ’ h03F0 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *8 + ( DelayRead127 >>>3) * 0 ;
1463 16 ’ h03F1 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *7 + ( DelayRead127 >>>3) * 1 ;
1464 16 ’ h03F2 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *6 + ( DelayRead127 >>>3) * 2 ;
1465 16 ’ h03F3 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *5 + ( DelayRead127 >>>3) * 3 ;
1466 16 ’ h03F4 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *4 + ( DelayRead127 >>>3) * 4 ;
1467 16 ’ h03F5 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *3 + ( DelayRead127 >>>3) * 5 ;
1468 16 ’ h03F6 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *2 + ( DelayRead127 >>>3) * 6 ;
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1469 16 ’ h03F7 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead126
>>>3) *1 + ( DelayRead127 >>>3) * 7 ;
1470 16 ’ h03F8 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *8 + ( DelayRead128 >>>3) * 0 ;
1471 16 ’ h03F9 : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *7 + ( DelayRead128 >>>3) * 1 ;
1472 16 ’ h03FA : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *6 + ( DelayRead128 >>>3) * 2 ;
1473 16 ’ h03FB : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *5 + ( DelayRead128 >>>3) * 3 ;
1474 16 ’ h03FC : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *4 + ( DelayRead128 >>>3) * 4 ;
1475 16 ’ h03FD : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *3 + ( DelayRead128 >>>3) * 5 ;
1476 16 ’ h03FE : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *2 + ( DelayRead128 >>>3) * 6 ;
1477 16 ’ h03FF : I n t e r p o l a t i o n _ A c c u m <= ( DelayRead127
>>>3) *1 + ( DelayRead128 >>>3) * 7 ;
1478
1479 d e f a u l t : I n t e r p o l a t i o n _ A c c u m <= DelayRead0 ;
1480 e n d c a s e
1481 end
1482 / / −−Main P r o c e s s
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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1483 a lways @( posedge s y s _ c l k ) b e g i n / / i m p l e m e n t a t i o n
1484 ChorusLED = PedalON ; / / S e t LED v a l u e
1485
1486 / / S t a r t c a l l i n g t h e d e l a y i n t o BRAM
1487 i f ( PedalON == 0) b e g i n / / Device OFF
1488 Din = 24 ’ b000000000000000000000000 ;
1489 a u d i o _ o u t = a u d i o _ i n ;
1490 end
1491 e l s e i f ( PedalON == 1) b e g i n
1492
1493 tempRAM = I n t e r p o l a t i o n _ A c c u m ; / / Outpu t from
I n t e r p o l a t i o n S t a g e
1494
1495 BRAMOUT = tempRAM ; / / DEbug
1496
1497 i f ( a u d i o _ i n [ 2 3 ] == 0) b e g i n / / p o s i t i v e
1498 temp_Din = a u d i o _ i n *ADC2reg ; / / Q24 . 0 * Q0.8=
Q24 . 8
1499 Din = temp_Din [ 3 1 : 8 ] ;
1500
1501 / / Debugging P i t c h S h i f t i n g
1502 / / Din = a u d i o _ i n ;
1503 end
1504 e l s e b e g i n / / n e g a t i v e
1505 t e m p _ a u d i o _ i n = − a u d i o _ i n ;
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1506 temp_Din = t e m p _ a u d i o _ i n *ADC2reg ; / / Q24 . 0 *
Q0.8= Q24 . 8
1507 Din = −temp_Din [ 3 1 : 8 ] ;
1508
1509 / / Debugging
1510 / / Din = a u d i o _ i n ;
1511 end
1512
1513 / / What I t h i n k t h e o u t p u t s h o u l d be
1514 a u d i o _ o u t = a u d i o _ i n + ( tempRAM>>>1) ;
1515
1516 / / Debugging j u s t t o s e e what t h e p i t c h
s h i f t i n g o u t p u t sounds l i k e
1517 / / a u d i o _ o u t = tempRAM ;




1522 / * R e f e r e n c e s
1523 h t t p : / / www. donre iman . com / Chorus / Chorus . htm
1524 h t t p : / / u s e r s . c s . c f . ac . uk / Dave . M a r s h a l l / CM0268 / PDF/ 1 0
_CM0268_Audio_FX . pdf
1525 h t t p s : / / ccrma . s t a n f o r d . edu / ~ o r c h i / Documents / DAFx . pdf
1526 h t t p s : / / upcommons . upc . edu / b i t s t r e a m / h a n d l e / 2 1 1 7 / 9 8 2 1 9 / p fc_doc .
pdf ? s e q u e n c e=1&i s A l l o w e d =y
II-176
1527 h t t p : / / r i c h a r d d u d a s . com / p d f s / dudas_icmc2012 . pdf
1528 h t t p s : / / www. t i . com / l i t / an / s p r a a a 5 / s p r a a a 5 . pdf
1529 * /
Listing II.9: Chorus Algorithm Verilog File
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Chorus Pedal Test Bench Code
1 module cwb_chorus_ tb ;
2 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
3 r e g s y s _ c l k ;
4 r e g [ 7 : 0 ] I2C_ADDR ;
5 r e g ENABLE_I2C_data_move ;
6 r e g [ 7 : 0 ] ADC1; / / Time S tep
7 r e g [ 7 : 0 ] ADC2; / / Dry / Wet Mix
8 r e g [ 7 : 0 ] ADC3; / / FIR / NOTFIR ( 1 / 0 )
9 r e g [ 7 : 0 ] ADC4; / / Not Used
10 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
11 wi r e ChorusLED ;
12 wi r e [ 1 5 : 0 ] Addr1_debug ;
13 wi r e [ 1 5 : 0 ] Addr2_debug ;
14 wi r e [ 1 5 : 0 ] k_debug ;
15 i n t e g e r i ;
16 i n t e g e r j ;
17 i n t e g e r I t e r = 1 ;
18 i n t e g e r I t e r 2 = 500 ;
19 i n t e g e r I t e r 3 = 0 ;
20 wi r e s i g n e d [ 2 3 : 0 ] Chorus1 ;
21 wi r e s i g n e d [ 2 3 : 0 ] BRAMOUT;
22 wi r e Conf l i c t ingWR ;
23 wi r e DIR_DEBUG ;
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24 wi r e [ 1 5 : 0 ] MAXDELAY_DEBUG;
25 wi r e [ 1 5 : 0 ] Index_DEBUG ;
26
27 cwb_chorus d u t ( . a u d i o _ i n ( a u d i o _ i n ) ,
28 . s y s _ c l k ( s y s _ c l k ) ,
29 . I2C_ADDR ( I2C_ADDR ) ,
30 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move ) ,
31 . ADC1(ADC1) ,
32 . ADC2(ADC2) ,
33 . ADC3(ADC3) ,
34 . ADC4(ADC4) ,
35 . a u d i o _ o u t ( a u d i o _ o u t ) ,
36 . ChorusLED ( ChorusLED ) ,
37 . Addr1_debug ( Addr1_debug ) ,
38 . Addr2_debug ( Addr2_debug ) ,
39 . k_debug ( k_debug ) ,
40 . Chorus1 ( Chorus1 ) ,
41 .BRAMOUT(BRAMOUT) ,
42 . Conf l i c t ingWR ( Conf l i c t ingWR ) ,
43 . DIR_DEBUG(DIR_DEBUG) ,
44 .MAXDELAY_DEBUG(MAXDELAY_DEBUG) ,
45 . Index_DEBUG ( Index_DEBUG ) ) ;
46 / / De f in e Clock I n t e r v a l
47 a lways #5 s y s _ c l k = ~ s y s _ c l k ;
48
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49 i n i t i a l
50 b e g i n
51 s y s _ c l k <= 0 ;
52 I2C_ADDR <= 8 ’ h47 ;
53 ENABLE_I2C_data_move <= 1 ;
54 a u d i o _ i n <= 0 ;
55
56 ADC1 <= 2 ; / / 0−255 Range − Max d e l a y
57 ADC2 <=255; / / 0−255 Range − Dry / WetMix
58 ADC3 <=13; / / 0−255 Range − LO f r e q




63 f o r ( j =1 ; j < I t e r 2 ; j = j +1) b e g i n
64 / / Give some t ime
65 f o r ( i =0 ; i <300000; i = i +10000) b e g i n
66 #10 a u d i o _ i n <= i ;
67 end
68
69 f o r ( i =300000; i > −300000; i = i −10000) b e g i n
70 #10 a u d i o _ i n <= i ;
71 end
72 f o r ( i = −300000; i <0 ; i = i +10000) b e g i n






78 / / New s e t up t e s t i n g
79 ADC1 <= 1 4 ; / / 0−255 Range − Max d e l a y
80 ADC2 <=128; / / 0−255 Range − Dry / WetMix
81 ADC3 <=255; / / 0−255 Range − LO f r e q
82 / / I n a c t i v e
83 ADC4<=0;
84
85 f o r ( j =1 ; j < I t e r 2 ; j = j +1) b e g i n
86 / / Give some t ime
87 f o r ( i =0 ; i <300000; i = i +10000) b e g i n
88 #10 a u d i o _ i n <= i ;
89 end
90
91 f o r ( i =300000; i > −300000; i = i −10000) b e g i n
92 #10 a u d i o _ i n <= i ;
93 end
94 f o r ( i = −300000; i <0 ; i = i +10000) b e g i n









Listing II.10: Chorus Algorithm Verilog Test Bench File
II-182
Tremolo Pedal Code
1 module c w b _ t r e m o l o _ e f f (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1, / / Ra te −> how f a s t t h e t rem f u n c t i o n i s
go ing
7 i n p u t [ 7 : 0 ] ADC2, / / Shape −> T r i a n g u l a r t o r e c t a n g u l a r
8 i n p u t [ 7 : 0 ] ADC3, / / Depth −> How much t h e a m p l i t u d e o f t h e
t rem i s mixed i n t o t h e og s i g n a l
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g TremoloLED
12 / / o u t p u t r e g [ 7 : 0 ] temp_MODULATOR,
13 / / o u t p u t r e g [ 7 : 0 ] temp_t remCounter ,
14 / / o u t p u t r e g temp_tremCLK ,
15 / / o u t p u t r e g [ 3 2 : 0 ] o u t p u t 1 ,
16 / / o u t p u t r e g [ 6 3 : 0 ] o u t p u t 2 ,
17 / / o u t p u t r e g s i g n e d [ 7 : 0 ] o u t p u t 3
18




22 24 b i t a u d i o comes i n t o t h e b l o c k − a c t i v e :
23 Dr ive c o n t r o l s g a i n / b o o s t o f OG s i g n a l
24 Leve l C o n t r o l c o n t r o l s c u t o f f volume
25 Outpu t s i g n a l
26 * /
27 / / C o n t r o l R e g i s t e r s
28 r e g PedalON = 0 ;
29
30 r e g [ 7 : 0 ] ADC1reg = 0 ;
31 r e g [ 7 : 0 ] ADC2reg = 0 ;
32 r e g [ 7 : 0 ] ADC3reg = 0 ;
33 r e g [ 7 : 0 ] ADC4reg = 0 ;
34
35 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
36 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
37 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
38 r e g [ 7 : 0 ] ADC4regtemp = 0 ;
39
40 / / Block S p e c i f i c R e g i s t e r s
41 r e g [ 2 3 : 0 ] c o u n t e r = 0 ;
42 r e g [ 2 3 : 0 ] tremCLK = 0 ;
43 r e g [ 2 3 : 0 ] tremLim = 0 ; / / Va lues s e t by POTS
44 r e g s i g n e d [ 7 : 0 ] t r e m C o u n t e r =0 ;
45 r e g TremDIR = 1 ;
46 r e g s i g n e d [ 7 : 0 ] ModSig = 0 ;
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47 r e g s i g n e d [ 1 6 : 0 ] outTemp = 0 ;
48 r e g s i g n e d [ 3 1 : 0 ] outTemp1 = 0 ;
49 r e g s i g n e d [ 6 3 : 0 ] outTemp2 = 0 ;
50 r e g s i g n e d [ 7 : 0 ] outTemp3 = 0 ;
51 r e g s i g n e d [ 7 : 0 ] TremThresh ;
52
53














61 a lways @ ( posedge s y s _ c l k ) b e g i n
62 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
63
64 i f ( I2C_ADDR == 8 ’ h48 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
65 i f (ADC1+ADC2+ADC3 != 0) b e g i n / / t h i s w i l l be
used l a t e r a s a a u d i o b ypa s s
66 PedalON = 1 ;
67 end e l s e b e g i n
68 PedalON = 0 ;
69 end
70 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
71 ADC1reg = ADC1;
72 ADC2reg = ADC2;
73 ADC3reg = ADC3;
74 / / ADC4reg = ADC4;
75 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
76 ADC1regtemp = ADC1reg ;
77 ADC2regtemp = ADC2reg ;
78 ADC3regtemp = ADC3reg ;
79 / / ADC4regtemp = ADC4reg ;
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80 end e l s e b e g i n
81 ADC1reg = ADC1reg ;
82 ADC2reg = ADC2reg ;
83 ADC3reg = ADC3reg ;
84 / / ADC4reg = ADC4reg ;
85 end
86 end e l s e b e g i n
87 / / nop ?
88 end
89 end / / end c o n t r o l a lways b l o c k − p u t t h i s i n each p e d a l












95 / / G e n e r a t e t h e c l o c k s used f o r Trem
96 a lways @( posedge s y s _ c l k ) b e g i n
97 c o u n t e r = c o u n t e r + 1 ;
98 tremLim = ADC1reg > >2;
99
100 / / S e t up a c a t c h c o n d i t i o n i f bo th POTS a r e low , s e t
some l o w e s t Trem L i m i t a c c e p t a b l e
101 i f ( tremLim < 8 ’ b00000001 ) b e g i n
102 tremLim = 1 ;
103 end
104
105 i f ( c o u n t e r > tremLim ) b e g i n / / c o u n t e r goes ove r t h e
t r h e s so change c l o s k and r e s e t c o u n t e r
106 c o u n t e r = 1 ;
107 tremCLK = ! tremCLK ; / / make o p p o s i t e o f o r i g i n a l



















118 / / t r e m C o u n t e r c o n t r o l l i n g −> c o u n t up t o 128 and t h e n back
down t o 0 and r e p e a t −> dynamic updown c o u n t e r
119 a lways @( posedge tremCLK ) b e g i n
120 / / Change c o u t e r
121 i f ( PedalON == 1) b e g i n
122 i f ( TremDIR == 1) b e g i n
123 t r e m C o u n t e r = t r e m C o u n t e r + 1 ;
124 end
125 e l s e i f ( TremDIR == 0) b e g i n




129 / / Change D i r e c t i o n
130 i f ( t r e m C o u n t e r == 127 | | t r e m C o u n t e r == −127)
b e g i n
131 TremDIR = ! TremDIR ;
132 end
133














142 / / Tremeolo main p r o c e s s i n g b l o c k
143 a lways @( posedge s y s _ c l k ) b e g i n
144 / / C r e a t i o n o f t h e m o d u l a t i n s i g n a l
145 TremThresh = ( ADC2reg > >1) ;
146 / / Debug t o make s u r e t h e t r e m e o l o v a r i e s wi th
i n p u t t ime
147 TremoloLED = PedalON ;
148
149 i f ( PedalON == 1) b e g i n
150 i f ( t r e m C o u n t e r > TremThresh && t r e m C o u n t e r [ 7 ] ==
0) b e g i n
151 ModSig = 8 ’ b01111111 ;
152 end
153 e l s e i f ( − t r e m C o u n t e r > TremThresh && t r e m C o u n t e r
[ 7 ] == 1) b e g i n
154 ModSig = 8 ’ b10000001 ;
155 end
156 e l s e b e g i n
157 ModSig = t r e m C o u n t e r ;
158 end
159
160 / / t emp_ t remCoun te r = t r e m C o u n t e r ;
161 / / temp_MODULATOR = ModSig ; / / DEBUGGING
162
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163 / / Th i s i s t h e modula ted i n p u t
164 outTemp = ( ModSig ) *ADC3reg ; / / M u l t i p l y by 16 b i t s
w i th 8 f r a c t i o n a l b i t s
165 / / Q8 . 0 * Q8 . 0 = Q16 . 0 −> i n c a s e o f o v e r f l o w a l l o w
e x t r a b i t
166
167 outTemp3 = outTemp [ 1 6 : 9 ] ;
168 / / o u t p u t 3 = outTemp3 ;
169
170
171 i f ( a u d i o _ i n [ 2 3 ] == 0 && ModSig [ 7 ] == 0) b e g i n / /
p o s i t i v e v a l u e
172 outTemp1= a u d i o _ i n *ModSig ; / / mix dry ( o r i g i n a l )
w i th wet s i g n a l ( Ampl i tude modula ted
s i g n a l )
173 a u d i o _ o u t = outTemp1 [ 3 1 : 8 ] ; / / Q24 . 0 * Q8 . 0 = Q32
. 0
174 end
175 e l s e i f ( a u d i o _ i n [ 2 3 ] == 0 && ModSig [ 7 ] == 1) b e g i n
/ / p o s i t i v e a u d i o i n neg mod s i g n a l
176 outTemp1= a u d i o _ i n *( − ModSig ) ; / / mix dry (
o r i g i n a l ) w i th wet s i g n a l ( Ampl i tude
modula ted s i g n a l )




179 e l s e i f ( a u d i o _ i n [ 2 3 ] == 1 && ModSig [ 7 ] == 0) b e g i n
/ / p o s i t i v e a u d i o i n neg mod s i g n a l
180 outTemp1= − a u d i o _ i n * ( ModSig ) ; / / mix dry (
o r i g i n a l ) w i th wet s i g n a l ( Ampl i tude
modula ted s i g n a l )
181 a u d i o _ o u t = −outTemp1 [ 3 1 : 8 ] ; / / Q24 . 0 * Q8 . 0 =
Q32 . 0
182 end
183 e l s e b e g i n
184 / / outTemp1= − a u d i o _ i n * outTemp3 ; / / mix dry (
o r i g i n a l ) w i th wet s i g n a l ( Ampl i tude modula ted s i g n a l )
185 / / a u d i o _ o u t = −outTemp1 [ 3 1 : 8 ] ; / / mix dry (
o r i g i n a l ) w i th wet s i g n a l ( Ampl i tude modula ted s i g n a l )
186 outTemp1= − a u d i o _ i n *( − ModSig ) ; / / mix dry (
o r i g i n a l ) w i th wet s i g n a l ( Ampl i tude
modula ted s i g n a l )




190 e l s e b e g i n / / P e d a l Off




194 / / TremoloLED = PedalON ;
195 end / / End main t r e m o l o p r o c e s s i n g b l o c k
196 endmodule / / end t h e module o f t h e Tremolo f i l e
Listing II.11: Tremolo Algorithm Verilog File
II-194
Tremolo Pedal Test Bench Code
1 ‘ t i m e s c a l e 1 ns / 1 ns
2
3 / / module c w b _ d i s t o r t i o n _ t b ;
4 / / r e g [ 2 3 : 0 ] a u d i o _ i n _ t b ;
5 / / w i r e [ 2 3 : 0 ] a u d i o _ o u t _ t b ;
6 / / r e g s y s _ c l k _ t b ;
7 / / r e g [ 7 : 0 ] e n a b l e _ t b ;
8 / / r e g [ 1 1 : 0 ] d i s t o r t i o n _ t b ;
9 / / r e g [ 1 1 : 0 ] l e v e l _ t b ;
10
11 module cwb_ t r emolo_ tb ;
12 r e g [ 2 3 : 0 ] a u d i o _ i n ;
13 r e g s y s _ c l k ;
14 r e g [ 7 : 0 ] I2C_ADDR ;
15 r e g ENABLE_I2C_data_move ;
16 r e g [ 7 : 0 ] ADC1; / / Ra te
17 r e g [ 7 : 0 ] ADC2; / / Shape
18 r e g [ 7 : 0 ] ADC3; / / Depth
19 r e g [ 7 : 0 ] ADC4; / / Not Used
20 wi r e [ 2 3 : 0 ] a u d i o _ o u t ;
21 wi r e TremoloLED ;
22 wi r e [ 7 : 0 ] temp_MODULATOR ;
23 wi r e [ 7 : 0 ] t emp_ t remCoun te r ;
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24 wi r e [ 3 2 : 0 ] o u t p u t 1 ;
25 wi r e [ 6 3 : 0 ] o u t p u t 2 ;
26 wi r e [ 7 : 0 ] o u t p u t 3 ;
27 / / TEST VECTORS
28 / / w i r e [ 2 3 : 0 ] Ove rPosThresh_ tb ;
29 / / w i r e [ 2 3 : 0 ] OverNegThresh_tb ;
30 / / w i r e [ 2 3 : 0 ] I n P l u s D r i v e _ t b ;
31 / / w i r e [ 2 3 : 0 ] I n M i n u s D r i v e _ t b ;
32 i n t e g e r i ;
33 i n t e g e r j ;
34 i n t e g e r I t e r = 120 ;
35
36 / / C W B _ d i s t o r t i o n _ p e d a l ( a u d i o _ i n , a u d i o _ o u t , s y s _ c l k , enab l e ,
d i s t o r t i o n , l e v e l ) ;
37 c w b _ t r e m o l o _ e f f d u t ( . a u d i o _ i n ( a u d i o _ i n ) ,
38 . s y s _ c l k ( s y s _ c l k ) ,
39 . I2C_ADDR ( I2C_ADDR ) ,
40 . ENABLE_I2C_data_move (
ENABLE_I2C_data_move ) ,
41 . ADC1(ADC1) ,
42 . ADC2(ADC2) ,
43 . ADC3(ADC3) ,
44 . ADC4(ADC4) ,
45 . a u d i o _ o u t ( a u d i o _ o u t ) ,
46 . TremoloLED ( TremoloLED ) ) ;
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47 / / . temp_MODULATOR(temp_MODULATOR) ,
48 / / . t emp_ t remCoun te r ( t emp_ t remCoun te r
) ,
49 / / . o u t p u t 1 ( o u t p u t 1 ) ,
50 / / . o u t p u t 2 ( o u t p u t 2 ) ,
51 / / . o u t p u t 3 ( o u t p u t 3 ) ) ;
52 / / OverPosThresh_ tb ,
53 / / OverNegThresh_tb ,
54 / / I n P l u s D r i v e _ t b ,
55 / / I n M i n u s D r i v e _ t b ) ;
56
57 / / De f in e Clock I n t e r v a l
58 a lways #5 s y s _ c l k = ~ s y s _ c l k ;
59
60 i n i t i a l
61 b e g i n
62 s y s _ c l k <= 0 ;
63 I2C_ADDR <= 8 ’ h48 ;
64 ENABLE_I2C_data_move <= 1 ;
65 a u d i o _ i n <= 1 ;
66
67 ADC1 <= 200 ; / / 0−255 Range − Rate
68 ADC2 <=254; / / 0−255 Range − Shape
69 ADC3 <=255; / / 0−255 Range − Dry / WetMix




73 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
74 / / Give some t ime
75 f o r ( i =1 ; i <150000; i = i +1000) b e g i n
76 #10 a u d i o _ i n <= i ;
77 end
78
79 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
80 #10 a u d i o _ i n <= i ;
81 end
82 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n




87 ADC3 <=255; / / 0−255 Range − Dry / WetMix
88 ADC2 <=128; / / 0−255 Range − Shape
89
90 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
91 / / Give some t ime
92 f o r ( i =1 ; i <150000; i = i +1000) b e g i n




96 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
97 #10 a u d i o _ i n <= i ;
98 end
99 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n




104 ADC3 <=127; / / 0−255 Range − Dry / WetMix
105 ADC2 <=254; / / 0−255 Range − Shape
106 ADC1 <=254;
107
108 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
109 / / Give some t ime
110 f o r ( i =1 ; i <150000; i = i +1000) b e g i n
111 #10 a u d i o _ i n <= i ;
112 end
113
114 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
115 #10 a u d i o _ i n <= i ;
116 end
117 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n





122 ADC3 <=127; / / 0−255 Range − Dry / WetMix
123 ADC2 <=127; / / 0−255 Range − Shape
124 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
125 / / Give some t ime
126 f o r ( i =1 ; i <150000; i = i +1000) b e g i n
127 #10 a u d i o _ i n <= i ;
128 end
129
130 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
131 #10 a u d i o _ i n <= i ;
132 end
133 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n
134 #10 a u d i o _ i n <= i ;
135 end
136 end




Listing II.12: Tremolo Algorithm Verilog Test Bench File
II-200
Noise Gate Pedal Code
1 module c w b _ n o i s e _ g a t e (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1_THRESH,
7 i n p u t [ 7 : 0 ] ADC2,
8 i n p u t [ 7 : 0 ] ADC3, / / Not Used
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g NoiseGateLED
12 / / o u t p u t r e g temp_gcn ,
13 / / o u t p u t r e g [ 2 3 : 0 ] temp_gsn1 ,
14 / / o u t p u t r e g [ 2 3 : 0 ] t emp_gsn_p rev ious ,
15 / / o u t p u t r e g [ 4 7 : 0 ] temp_DynamicMultResul t ,
16 / / o u t p u t r e g [ 2 3 : 0 ] temp_THRESH ,
17 / / o u t p u t r e g [ 2 3 : 0 ] temp_Ac ,
18 / / o u t p u t r e g [ 2 3 : 0 ] temp_Rc ,




23 / / C o n t r o l R e g i s t e r s
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24 r e g PedalON = 0 ;
25
26 r e g [ 7 : 0 ] ADC1reg = 0 ;
27 r e g [ 7 : 0 ] ADC2reg = 0 ;
28 r e g [ 7 : 0 ] ADC3reg = 0 ;
29 r e g [ 7 : 0 ] ADC4reg = 0 ;
30
31 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
32 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
33 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
34 r e g [ 7 : 0 ] ADC4regtemp = 0 ;
35
36 r e g [ 2 3 : 0 ] THRESH = 0 ;
37 r e g [ 2 3 : 0 ] HoldTime = 4 0 ; / / 250 ~ 5ms
38
39 / / I n t e r m e d i a t e S i g n a l s
40 r e g [ 2 3 : 0 ] mag_input = 0 ;
41 r e g gcn = 0 ;
42 r e g [ 2 3 : 0 ] gsn = 24 ’ h800000 ; / / i n i t i l i z e t o n o t throw any
e r r o r s
43 r e g [ 2 3 : 0 ] g s n _ p r e v i o u s = 24 ’ h800000 ; / / i n i t i l i z e o n t t o
throw any e r r o r s
44
45
46 r e g [ 6 1 : 0 ] DynamicMul tResu l t = 0 ;
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47 r e g [ 6 1 : 0 ] DynamicMul tResu l t_2 = 0 ;
48 r e g [ 2 3 : 0 ] A t t a c k C o u n t e r = 0 ;
49 r e g [ 2 3 : 0 ] R e l e a s e C o u n t e r = 0 ;
50
51 r e g [ 2 3 : 0 ] a_A = 24 ’ b011110100111111100110101 ; / / Q1 . 2 3 f o r
. 0 0 1 s
52 r e g [ 2 3 : 0 ] one_minus_a_A = 24 ’ b000001011000000011001010 ;
/ / Q1 . 2 3 f o r . 0 0 1 s
53
54 / / r e g [ 2 3 : 0 ] a_A = 24 ’ b011111101110000101000100 ; / / Q1 . 2 3
f o r . 0 0 5 s
55 / / r e g [ 2 3 : 0 ] one_minus_a_A = 24 ’ b000000000001110011001001 ;
/ / Q1 . 2 3 f o r . 0 0 5 s
56
57 / / r e g [ 2 3 : 0 ] a_A = 24 ’ b011111111110001100110110 ; / / Q1 . 2 3
f o r . 0 5 s
58 / / r e g [ 2 3 : 0 ] one_minus_a_A = 24 ’ b000000000001110011001001 ;
/ / Q1 . 2 3 f o r . 0 5 s
59
60 / / r e g [ 2 3 : 0 ] a_A = 24 ’ b011111110111000001010001 ; / / Q1 . 2 3
f o r . 0 1 s
61 / / r e g [ 2 3 : 0 ] one_minus_a_A = 24 ’ b000000001000111110101110 ;
/ / Q1 . 2 3 f o r . 0 1 s
62
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63 / / r e g [ 2 3 : 0 ] a_A = 24 ’ b011111111111000110011010 ; / / Q1 . 2 3
f o r . 1 s
64 / / r e g [ 2 3 : 0 ] one_minus_a_A = 24 ’ b000000000000111001100101 ;






70 r e g [ 2 3 : 0 ] a_R = 24 ’ b011111111111000110011010 ; / / Q1 . 2 3 f o r
. 1 s
71 r e g [ 2 3 : 0 ] one_minus_a_R = 24 ’ b000000000000111001100101 ;
/ / Q1 . 2 3 f o r . 1 s
72
73 / / r e g [ 2 3 : 0 ] a_R = 24 ’ b011111111011100000010100 ; / / Q1 . 2 3
f o r . 0 2 s
74 / / r e g [ 2 3 : 0 ] one_minus_a_R = 24 ’ b000000010001111010111011 ;
/ / Q1 . 2 3 f o r . 0 2 s
75
76 / / r e g [ 2 3 : 0 ] a_R = 24 ’ b011111101110000101000100 ; / / Q1 . 2 3
f o r . 0 0 5 s
77 / / r e g [ 2 3 : 0 ] one_minus_a_R = 24 ’ b000000000001110011001001 ;




80 / / t e s t i n g 1 2 / 2 3 / 2 0 1 9
81 r e g isNeg = 0 ; / / i f i n p u t i s n e g a t i v e v a l == 1
82 r e g [ 4 7 : 0 ] gamma1 = 0 ;
83 r e g [ 4 7 : 0 ] gamma2 = 0 ;
84 r e g [ 4 7 : 0 ] b e t a 1 = 0 ;
85 r e g [ 4 7 : 0 ] b e t a 2 = 0 ;
86 r e g [ 4 7 : 0 ] g s n _ a c c u m u l a t e 1 = 0 ;
87 r e g [ 4 7 : 0 ] g s n _ a c c u m u l a t e 2 = 0 ;
88
89 r e g [ 4 7 : 0 ] yn_accumula t ed = 0 ;
90
91








98 a lways @ ( posedge s y s _ c l k ) b e g i n
99 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e
s t a b l e and n o t c h a n g i n g so we can s t o r e them
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100
101 i f ( I2C_ADDR == 8 ’h4B ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
102 i f (ADC1_THRESH != 0) b e g i n / / t h i s w i l l be used
l a t e r a s a a u d i o by pas s
103 PedalON = 1 ;
104 end e l s e b e g i n
105 PedalON = 0 ;
106 end
107 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have
d a t a be d i s p l a y e d t o o t h e r modules
108 ADC1reg = ADC1_THRESH ;
109 / / ADC2reg = ADC2_Level ;
110 / / ADC3reg = ADC3;
111 / / ADC4reg = ADC4;
112 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
113 ADC1regtemp = ADC1reg ;
114 / / ADC2regtemp = ADC2reg ;
115 / / ADC3regtemp = ADC3reg ;
116 / / ADC4regtemp = ADC4reg ;
117 end e l s e b e g i n
118 ADC1reg = ADC1reg ;
119 / / ADC2reg = ADC2reg ;
120 / / ADC3reg = ADC3reg ;
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121 / / ADC4reg = ADC4reg ;
122 end
123 end e l s e b e g i n
124 / / nop ?
125 end
126 end





130 a lways @ ( posedge s y s _ c l k ) b e g i n / / C o n t r o l t h e o u t p u t
a u d i o and m o d i f i c a t i o n
131 NoiseGateLED = PedalON ;
132 THRESH[ 1 3 : 6 ] = ADC1reg ; / / −> Wi l l m o s t l i k e l y need t o s h i f t
t h i s v a l u e a round
133
134 / / temp_THRESH = THRESH; / / DEBUG
135
136 i f ( PedalON == 1) b e g i n / / A lgo r i t hm a c t i v e
137 / / 1 . Take t h e magni tude o f t h e i n p u t s i g n a l
138 i f ( a u d i o _ i n [ 2 3 ] == 1 ’ b1 ) b e g i n
139 mag_input = − a u d i o _ i n ;
140 isNeg = 1 ;
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141 end
142 e l s e b e g i n
143 mag_input = a u d i o _ i n ;
144 isNeg = 0 ;
145 end
146
147 / / 2 . Pas s t h r o u g h t h e g a i n compute r . Compared t o
t h r e s h o l d s e t on POT −>NEEDS TO BE TUNED
148 i f ( mag_input < THRESH) b e g i n / / below t h r e s h
149 gcn = 0 ;
150 A t t a c k C o u n t e r = A t t a c k C o u n t e r + 1 ;
151 R e l e a s e C o u n t e r = 0 ;
152 end
153 e l s e b e g i n / / above t h r e s h
154 gcn = 1 ;
155 A t t a c k C o u n t e r = 0 ;
156 R e l e a s e C o u n t e r = R e l e a s e C o u n t e r + 1 ;
157 end
158
159 / / temp_gcn = gcn ; / / DEBUG
160 / / temp_Ac = A t t a c k C o u n t e r ; / / DEBUG




164 / / 3 . Compute t h e g a i n smooth ing r e l a t i v e t o a t t a c k
, r e l e a s e and ho ld
165 g s n _ p r e v i o u s = gsn ; / / t h i s w i l l be t h e
p r e v i o u s gsn s i g n a l used i n c a l c u l a t i o n s
166 / * wi th r e f e r n c e t o t h e g a i n smooth ing we know
t h a t gsn can be one b u t w i th our code i t
m i g h t n e v e r be t h a t way
167 so we can t a k e some c r e a t i v e l i b e r t i e s and
say t h a t i f g_s [ n −1] = Q1 . 2 3 =
0.1111111111XXXXXXXXXXXXXX (10 ones )
168 t h e n we can a p p r o x i m a t e g_s [ n ] a s one
o t h e r w i s e i t w i l l be l e s s t h a t ’ one and
t h e r e f o r e be z e r o
169 * /
170
171 / / w i th r e f f e r e n c e t o 12 /23 n o t e s c a l c g_s [ n ]
f o r eqn 1 and 2
172 / / Could make more e f f i c i e n t by n e s t i n g c a l c s
i n c o n d i t i o n a l s
173 gamma1 = ( a_A * g s n _ p r e v i o u s ) < <1; / / Q2 . 4 6 =
Q1 . 2 3 *Q1 . 2 3 −> r e a l l y Q1 . 4 7 so s h i f t l e f t
by 1
174 gamma2 = ( a_R * g s n _ p r e v i o u s ) < <1; / / Q2 . 4 6 =




176 b e t a 1 = { ( one_minus_a_A * gcn ) < <1 ,23 ’ b0 } ; / / Q2
.23=Q1 . 2 3 *Q1 . 0 −> r e a l l y want Q1 . 2 4 so
s h i f t l e f t 1 −> a l i g n z e r o s f o r a d d i t i o n by
L S b i t z e r o pad by 23 t o g e t Q1 . 4 7
177 b e t a 2 = { ( one_minus_a_R * gcn ) < <1 ,23 ’ b0 } ; / / Q2
.23=Q1 . 2 3 *Q1 . 0 −> r e a l l y want Q1 . 2 4 so
s h i f t l e f t 1 −> a l i g n z e r o s f o r a d d i t i o n by
L S b i t z e r o pad by 23 t o g e t Q1 . 4 7
178
179 g s n _ a c c u m u l a t e 1 = gamma1 + b e t a 1 ;
180 g s n _ a c c u m u l a t e 2 = gamma2 + b e t a 2 ;
181
182 / / now we can g e t i n t o t h e f o u r c a s e s and we
w i l l a s s i g n a d e f a u l t c a s e o f o u t p u t i n g 1
as a g a i n ( we w i l l assume t h i s d e f a u l t
s t a t e i s an e r r o r s t a t e
183 i f ( A t t a c k C o u n t e r > HoldTime && { gcn , 2 3 ’ b0 } <=
g s n _ p r e v i o u s ) b e g i n
184 / /
185 gsn = g s n _ a c c u m u l a t e 1 [ 4 7 : 2 4 ] ;
186 / / t e m p _ g s n _ s t a t e = 1 ;
187 end
188 e l s e i f ( R e l e a s e C o u n t e r > HoldTime && { gcn , 2 3 ’
b0 } > g s n _ p r e v i o u s ) b e g i n
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189 / /
190 gsn = g s n _ a c c u m u l a t e 2 [ 4 7 : 2 4 ] ;
191 / / t e m p _ g s n _ s t a t e = 2 ;
192 end
193 e l s e i f ( A t t a c k C o u n t e r <= HoldTime ) b e g i n
194 / /
195 gsn = g s n _ p r e v i o u s ;
196 / / t e m p _ g s n _ s t a t e = 3 ;
197 end
198 e l s e i f ( R e l e a s e C o u n t e r <= HoldTime ) b e g i n
199 / /
200 gsn = g s n _ p r e v i o u s ;
201 / / t e m p _ g s n _ s t a t e = 4 ;
202 end
203 e l s e b e g i n / / d e f a u l t c a s e s t h u s i n e r r o r
204 / /
205 gsn = 24 ’ h000000 ;
206 / / t e m p _ g s n _ s t a t e = 5 ;
207 end
208
209 / / temp_gsn1 = gsn ;
210 / / t e m p _ g s n _ p r e v i o u s = g s n _ p r e v i o u s ;
211
212 / / 4 . F i n a l o u t p u t mixing of v a l u e s
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213 / / yn = xn* gsn −> Q24 . 0 * Q1 . 2 3 = Q25 . 2 3 −> we
w i l l s h i f t l e f t by one ( Q24 . 2 4 ) and t h e n
t a k e on ly t h e 24 MSbits
214 / / bc m u l t i p l y i n g by neg i s bad i n Q p o i n t , we
w i l l mul t t h e mag of i n p u t adn a c c o u n t f o r
s i g n l a t e r
215 yn_accumula t ed = ( mag_input * gsn ) << 1 ;
216
217 / / temp_DynamicMul tResul t = yn_accumula t ed ; / /
DEBUG
218 / / t h e r e f o r e
219 i f ( i sNeg == 1) b e g i n / / n e g a t i v e i n p u t
220 a u d i o _ o u t = − yn_accumula t ed [ 4 7 : 2 4 ] ;
221 end
222 e l s e b e g i n / / p o s i t i v e i n p u t
223 a u d i o _ o u t = yn_accumula t ed [ 4 7 : 2 4 ] ;
224 end
225 end / / End i f a l g o on
226 e l s e b e g i n
227 a u d i o _ o u t = a u d i o _ i n ;
228 / / gcn = 0 ;
229 / / gsn = 24 ’ h800000 ; / / i n i t i l i z e t o n o t perm
mute
230 / / g s n _ p r e v i o u s = 24 ’ h800000 ; / / i n i t i l i z e t o
n o t perm mute
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231 end / / End i f a l g o on
232 end
233 endmodule
Listing II.13: Noise Gate Algorithm Verilog File
II-213
Noise Gate Pedal Test Bench Code
1 module c w b _ n o i s e _ g a t e _ t b ;
2 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
3 r e g s y s _ c l k ;
4 r e g [ 7 : 0 ] I2C_ADDR ;
5 r e g ENABLE_I2C_data_move ;
6 r e g [ 7 : 0 ] ADC1_THRESH ;
7 r e g [ 7 : 0 ] ADC2; / / Not Used
8 r e g [ 7 : 0 ] ADC3; / / Not Used
9 r e g [ 7 : 0 ] ADC4; / / Not Used
10 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
11 wi r e NoiseGateLED ;
12 / / w i r e temp_gcn ;
13 / / w i r e [ 2 3 : 0 ] temp_gsn1 ;
14 / / w i r e [ 2 3 : 0 ] t e m p _ g s n _ p r e v i o u s ;
15 / / w i r e [ 4 7 : 0 ] temp_DynamicMul tResul t ;
16 / / w i r e [ 2 3 : 0 ] temp_THRESH ;
17 / / w i r e [ 2 3 : 0 ] temp_Ac ;
18 / / w i r e [ 2 3 : 0 ] temp_Rc ;
19 / / w i r e [ 2 : 0 ] t e m p _ g s n _ s t a t e ;
20 / / For loop i n d e x i n g
21 i n t e g e r i ;
22 i n t e g e r j ;
23 i n t e g e r I t e r = 1 0 ;
II-214
24 i n t e g e r I t e r 2 = 1 0 ;
25
26 c w b _ n o i s e _ g a t e DUT ( . a u d i o _ i n ( a u d i o _ i n ) ,
27 . s y s _ c l k ( s y s _ c l k ) ,
28 . I2C_ADDR ( I2C_ADDR ) ,
29 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move )
,
30 . ADC1_THRESH(ADC1_THRESH) ,
31 . ADC2(ADC2) , / / I n a c t i v e
32 . ADC3(ADC3) , / / I n a c t i v e
33 . ADC4(ADC4) , / / I n a c t i v e
34 . a u d i o _ o u t ( a u d i o _ o u t ) ,
35 . NoiseGateLED ( NoiseGateLED ) ) ;
36 / / . temp_gcn ( temp_gcn ) ,
37 / / . temp_gsn1 ( temp_gsn1 ) ,
38 / / . t e m p _ g s n _ p r e v i o u s ( t e m p _ g s n _ p r e v i o u s ) ,
39 / / . t emp_DynamicMul tResul t (
temp_DynamicMul tResul t ) ,
40 / / . temp_THRESH ( temp_THRESH ) ,
41 / / . temp_Ac ( temp_Ac ) ,
42 / / . temp_Rc ( temp_Rc ) ,
43 / / . t e m p _ g s n _ s t a t e ( t e m p _ g s n _ s t a t e ) ) ;
44
45 / / De f in e Clock I n t e r v a l
46 a lways #1 s y s _ c l k = ~ s y s _ c l k ;
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47
48 i n i t i a l
49 b e g i n
50 s y s _ c l k <= 0 ;
51 I2C_ADDR <= 8 ’h4B ;
52 ENABLE_I2C_data_move <= 1 ;
53 ADC1_THRESH <= 255 ; / / 0−255 Range
54 a u d i o _ i n <= 0 ;
55






62 / / f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
63 / / / / Give some t ime
64 / / f o r ( i =1 ; i <150000; i = i +100) b e g i n
65 / / #10 a u d i o _ i n <= i ;
66 / / end
67
68 / / f o r ( i =150000; i > −150000; i = i −100) b e g i n
69 / / #10 a u d i o _ i n <= i ;
70 / / end
71 / / f o r ( i = −150000; i <1 ; i = i +100) b e g i n
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72 / / #10 a u d i o _ i n <= i ;
73 / / end
74 / / end
75
76 / / Change
77 / / ADC1_THRESH <= 128 ; / /0 −255 Range
78 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
79 / / Give some t ime
80 f o r ( i =1 ; i <15000; i = i +1000) b e g i n
81 #10 a u d i o _ i n <= i ;
82 end
83
84 f o r ( i =15000; i > −15000; i = i −1000) b e g i n
85 #10 a u d i o _ i n <= i ;
86 end
87 f o r ( i = −15000; i <1 ; i = i +1000) b e g i n






94 / / Change
95 / / ADC1_THRESH <= 6 4 ; / /0 −255 Range
96 f o r ( j =1 ; j < I t e r ; j = j +1) b e g i n
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97 / / Give some t ime
98 f o r ( i =1 ; i <150000; i = i +1000) b e g i n
99 #10 a u d i o _ i n <= i ;
100 end
101
102 f o r ( i =150000; i > −150000; i = i −1000) b e g i n
103 #10 a u d i o _ i n <= i ;
104 end
105 f o r ( i = −150000; i <1 ; i = i +1000) b e g i n




110 / / / / Change
111 / / ADC1_THRESH <= 1 6 ; / /0 −255 Range
112
113
114 f o r ( j =1 ; j < I t e r 2 ; j = j +1) b e g i n
115 / / Give some t ime
116 f o r ( i =1 ; i <100000; i = i +100) b e g i n
117 #10 a u d i o _ i n <= i ;
118 end
119
120 f o r ( i =100000; i > −100000; i = i −100) b e g i n
121 #10 a u d i o _ i n <= i ;
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122 end
123 f o r ( i = −100000; i <1 ; i = i +100) b e g i n








Listing II.14: Noise Gate Algorithm Verilog Test Bench File
II-219
Compressor Pedal Code
1 module c w b _ e q u a l i z e r (
2 i n p u t s i g n e d [ 2 3 : 0 ] a u d i o _ i n ,
3 i n p u t s y s _ c l k ,
4 i n p u t [ 7 : 0 ] I2C_ADDR ,
5 i n p u t ENABLE_I2C_data_move ,
6 i n p u t [ 7 : 0 ] ADC1, / / Time S tep
7 i n p u t [ 7 : 0 ] ADC2, / / Dry / Wet Mix
8 i n p u t [ 7 : 0 ] ADC3, / / FIR / NOTFIR ( 1 / 0 )
9 i n p u t [ 7 : 0 ] ADC4, / / Not Used
10 o u t p u t r e g s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ,
11 o u t p u t r e g EQLed ,
12 o u t p u t r e g s i g n e d [ 2 3 : 0 ] BASS_response ,
13 o u t p u t r e g s i g n e d [ 2 3 : 0 ] MIDS_response ,
14 o u t p u t r e g s i g n e d [ 2 3 : 0 ] TREB_response ,
15 o u t p u t r e g s i g n e d [ 8 + 2 3 : 0 ] BASS_EQ_ACCUM_DEBUG,
16 o u t p u t r e g s i g n e d [ 8 + 2 3 : 0 ] MID_EQ_ACCUM_DEBUG,
17 o u t p u t r e g s i g n e d [ 8 + 2 3 : 0 ] TREBLE_ACCUM_DEBUG) ;
18
19
20 / / C o n t r o l R e g i s t e r s
21 r e g [ 7 : 0 ] ADC1reg = 0 ;
22 r e g [ 7 : 0 ] ADC2reg = 0 ;
23 r e g [ 7 : 0 ] ADC3reg = 0 ;
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24
25 r e g [ 8 : 0 ] ADC1reg_signed = 0 ;
26 r e g [ 8 : 0 ] ADC2reg_signed = 0 ;
27 r e g [ 8 : 0 ] ADC3reg_signed = 0 ;
28 / / r e g [ 7 : 0 ] ADC4reg = 0 ;
29
30 r e g [ 7 : 0 ] ADC1regtemp = 0 ;
31 r e g [ 7 : 0 ] ADC2regtemp = 0 ;
32 r e g [ 7 : 0 ] ADC3regtemp = 0 ;
33 / / r e g [ 7 : 0 ] ADC4regtemp = 0 ;
34
35 r e g PedalON = 0 ;
36
37 / / F i l t e r Bank Outpu t
38 wi r e s i g n e d [ 3 9 : 0 ] BASS_EQ_OUT ;
39 wi r e s i g n e d [ 3 9 : 0 ] MID_EQ_OUT ;
40 wi r e s i g n e d [ 3 6 : 0 ] TREBLE_EQ_OUT ;
41 r e g s i g n e d [ 3 9 : 0 ] BASS_EQ_OUTreg ;
42 r e g s i g n e d [ 3 9 : 0 ] MID_EQ_OUTreg ;
43 r e g s i g n e d [ 3 6 : 0 ] TREBLE_EQ_OUTreg ;
44
45 r e g s i g n e d [ 2 3 : 0 ] tempBASS ;
46 r e g s i g n e d [ 2 3 : 0 ] tempMIDS ;




50 / / ADC mul t Accum r e g s
51 r e g s i g n e d [ 9 + 2 4 : 0 ] BASS_EQ_ACCUM;
52 r e g s i g n e d [ 9 + 2 4 : 0 ] MID_EQ_ACCUM;
53 r e g s i g n e d [ 9 + 2 4 : 0 ] TREBLE_ACCUM;
54
55
56 / / C a l l t h e BASS EQ module
57 / / i n p u t c l k ;
58 / / i n p u t c l k _ e n a b l e ;
59 / / i n p u t r e s e t ;
60 / / i n p u t s i g n e d [ 2 3 : 0 ] f i l t e r _ i n ; / / s f i x 2 4
61 / / o u t p u t s i g n e d [ 3 9 : 0 ] f i l t e r _ o u t ; / / s f i x40_En15
62 LPF_v4 BASS_EQ ( . c l k ( s y s _ c l k ) ,
63 . c l k _ e n a b l e ( 1 ’ b1 ) ,
64 . r e s e t ( 1 ’ b0 ) ,
65 . f i l t e r _ i n ( a u d i o _ i n ) ,
66 . f i l t e r _ o u t (BASS_EQ_OUT) ) ;
67
68 / / / / C a l l t h e MIDS EQ module
69 / / i n p u t c l k ;
70 / / i n p u t c l k _ e n a b l e ;
71 / / i n p u t r e s e t ;
72 / / i n p u t s i g n e d [ 2 3 : 0 ] f i l t e r _ i n ; / / s f i x 2 4
73 / / o u t p u t s i g n e d [ 3 9 : 0 ] f i l t e r _ o u t ; / / s f i x40_En15
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74 BPF_v1 MIDS_EQ ( . c l k ( s y s _ c l k ) ,
75 . c l k _ e n a b l e ( 1 ’ b1 ) ,
76 . r e s e t ( 1 ’ b0 ) ,
77 . f i l t e r _ i n ( a u d i o _ i n ) ,
78 . f i l t e r _ o u t (MID_EQ_OUT) ) ;
79 / / C a l l t h e TREBLE EQ module
80 / / i n p u t c l k ;
81 / / i n p u t c l k _ e n a b l e ;
82 / / i n p u t r e s e t ;
83 / / i n p u t s i g n e d [ 2 3 : 0 ] f i l t e r _ i n ; / / s f i x 2 4
84 / / o u t p u t s i g n e d [ 3 6 : 0 ] f i l t e r _ o u t ; / / s f i x37_En11
85 HPF_v1 TREB_EQ ( . c l k ( s y s _ c l k ) ,
86 . c l k _ e n a b l e ( 1 ’ b1 ) ,
87 . r e s e t ( 1 ’ b0 ) ,
88 . f i l t e r _ i n ( a u d i o _ i n ) ,
89 . f i l t e r _ o u t (TREBLE_EQ_OUT) ) ;
90 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
91 / / C o n t r o l Loop Always b l o c k t o s t o r e ADC d a t a
92 a lways @ ( posedge s y s _ c l k ) b e g i n
93 i f ( ENABLE_I2C_data_move == 1) b e g i n / / v a l u e s a r e s t a b l e
and n o t c h a n g i n g so we can s t o r e them
94 i f ( I2C_ADDR == 8 ’ h44 ) b e g i n / / c o r r e c t a d d r e s s t o
s t o r e v a l u e s
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95 i f (ADC1+ADC2+ADC3 != 0) b e g i n / / t h i s w i l l be
used l a t e r a s a a u d i o b ypa s s
96 PedalON = 1 ;
97 end e l s e b e g i n
98 PedalON = 0 ;
99 end
100 / / S e t t h e v a l u e s o f t h e a c t u a l r e g s t o have d a t a
be d i s p l a y e d t o o t h e r modules
101 ADC1reg = ADC1;
102 ADC2reg = ADC2;
103 ADC3reg = ADC3;
104 / / ADC4reg = ADC4;
105
106 / / s e t temp r e g v a l u e s f o r when n o t add r o r n o t
v a l i d d a t a move
107 ADC1regtemp = ADC1reg ;
108 ADC2regtemp = ADC2reg ;
109 ADC3regtemp = ADC3reg ;
110 / / ADC4regtemp = ADC4reg ;
111 end e l s e b e g i n
112 ADC1reg = ADC1reg ;
113 ADC2reg = ADC2reg ;
114 ADC3reg = ADC3reg ;
115 / / ADC4reg = ADC4reg ;
116 end
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117 end e l s e b e g i n
118 / / nop ?
119 end
120 end / / end a lways
121
122 / / −−Main P r o c e s s
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
123 a lways @( posedge s y s _ c l k ) b e g i n
124 ADC1reg_signed = {1 ’ b0 , ADC1reg } ;
125 ADC2reg_signed = {1 ’ b0 , ADC2reg } ;
126 ADC3reg_signed = {1 ’ b0 , ADC3reg } ;
127
128 BASS_EQ_OUTreg = BASS_EQ_OUT [ 3 9 : 1 5 ] ;
129 MID_EQ_OUTreg = MID_EQ_OUT [ 3 9 : 1 5 ] ;
130 TREBLE_EQ_OUTreg = TREBLE_EQ_OUT [ 3 6 : 1 1 ] ;
131
132 BASS_response = BASS_EQ_OUT [ 3 9 : 1 5 ] ; / / DEBUG
133 MIDS_response = MID_EQ_OUT [ 3 9 : 1 5 ] ; / / DEBUG
134 TREB_response = TREBLE_EQ_OUT [ 3 6 : 1 1 ] ; / / DEBUG
135
136
137 i f ( BASS_EQ_OUTreg [ 2 3 ] == 0) b e g i n / / p o s i t i v e
138 BASS_EQ_ACCUM = BASS_EQ_OUTreg*ADC1reg ; / / Q24 . 0 * Q0 . 8 =
2 4 . 8
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139 end
140 e l s e b e g i n / / n e g a t i v e
141 tempBASS = −BASS_EQ_OUTreg ;
142 BASS_EQ_ACCUM = −(tempBASS*ADC1reg ) ; / / Q24 . 0 * Q0 . 8 =





147 i f ( MID_EQ_OUTreg [ 2 3 ] == 0) b e g i n / / p o s i t i v e
148 MID_EQ_ACCUM = MID_EQ_OUTreg*ADC2reg ; / / Q24 . 0 * Q0 . 8 =
2 4 . 8
149 end
150 e l s e b e g i n / / n e g a t i v e
151 tempMIDS = −MID_EQ_OUTreg ;
152 MID_EQ_ACCUM = −(tempMIDS*ADC2reg ) ; / / Q24 . 0 * Q0 . 8 =





157 i f ( TREBLE_EQ_OUTreg [ 2 3 ] == 0) b e g i n / / p o s i t i v e
158 TREBLE_ACCUM = TREBLE_EQ_OUTreg*ADC3reg ; / / Q24 . 0 * Q0 . 8
= 2 4 . 8
159 end
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160 e l s e b e g i n / / n e g a t i v e
161 tempTREB = −TREBLE_EQ_OUTreg ;
162 TREBLE_ACCUM = −(tempTREB*ADC3reg ) ; / / Q24 . 0 * Q0 . 8 =




166 BASS_EQ_ACCUM_DEBUG = BASS_EQ_ACCUM [ 3 1 : 8 ] ;
167 MID_EQ_ACCUM_DEBUG = MID_EQ_ACCUM [ 3 1 : 8 ] ;
168 TREBLE_ACCUM_DEBUG = TREBLE_ACCUM [ 3 1 : 8 ] ;
169
170
171 EQLed = PedalON ;
172 i f ( PedalON ==1) b e g i n / / P e d a l ON
173 a u d i o _ o u t = BASS_EQ_ACCUM[ 3 1 : 8 ] + MID_EQ_ACCUM[ 3 1 : 8 ] +
TREBLE_ACCUM [ 3 1 : 8 ] ;
174 end
175 e l s e b e g i n / / P e d a l Off





Listing II.15: Equalizer Algorithm Verilog File
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Compressor Pedal Test Bench Code
1 module c w b _ e q u a l i z e r _ t b ;
2 r e g s i g n e d [ 2 3 : 0 ] a u d i o _ i n ;
3 r e g s y s _ c l k ;
4 r e g [ 7 : 0 ] I2C_ADDR ;
5 r e g ENABLE_I2C_data_move ;
6 r e g [ 7 : 0 ] ADC1; / / Delay t ime
7 r e g [ 7 : 0 ] ADC2; / / Depth
8 r e g [ 7 : 0 ] ADC3; / / i s F I R
9 r e g [ 7 : 0 ] ADC4; / / Not Used
10 wi r e s i g n e d [ 2 3 : 0 ] a u d i o _ o u t ;
11 wi r e EQLed ;
12
13 wi r e s i g n e d [ 2 3 : 0 ] BASS_response ;
14 wi r e s i g n e d [ 2 3 : 0 ] MIDS_response ;
15 wi r e s i g n e d [ 2 3 : 0 ] TREB_response ;
16
17 wi r e s i g n e d [ 8 + 2 3 : 0 ] BASS_EQ_ACCUM_DEBUG;
18 wi r e s i g n e d [ 8 + 2 3 : 0 ] MID_EQ_ACCUM_DEBUG;
19 wi r e s i g n e d [ 8 + 2 3 : 0 ] TREBLE_ACCUM_DEBUG;
20
21
22 i n t e g e r i ;
23 i n t e g e r j ;
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24 i n t e g e r a ;
25 i n t e g e r I t e r = 5 ;
26 i n t e g e r I t e r 2 = 1 0 ;
27 i n t e g e r Ylim = 450000;
28
29 c w b _ e q u a l i z e r d u t ( . a u d i o _ i n ( a u d i o _ i n ) ,
30 . s y s _ c l k ( s y s _ c l k ) ,
31 . I2C_ADDR ( I2C_ADDR ) ,
32 . ENABLE_I2C_data_move ( ENABLE_I2C_data_move ) ,
33 . ADC1(ADC1) ,
34 . ADC2(ADC2) ,
35 . ADC3(ADC3) ,
36 . ADC4(ADC4) ,
37 . a u d i o _ o u t ( a u d i o _ o u t ) ,
38 . EQLed ( EQLed ) ,
39 . BASS_response ( BASS_response ) ,
40 . MIDS_response ( MIDS_response ) ,
41 . TREB_response ( TREB_response ) ,
42 .BASS_EQ_ACCUM_DEBUG(BASS_EQ_ACCUM_DEBUG) ,
43 .MID_EQ_ACCUM_DEBUG(MID_EQ_ACCUM_DEBUG) ,




48 / / De f in e Clock I n t e r v a l
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49 a lways #5 s y s _ c l k = ~ s y s _ c l k ;
50
51 i n i t i a l
52 b e g i n
53 s y s _ c l k <= 0 ;
54 I2C_ADDR <= 8 ’ h44 ;
55 ENABLE_I2C_data_move <= 1 ;
56 a u d i o _ i n <= 0 ;
57
58 ADC1 <= 0 ; / / 0−255 Range − b a s s
59 ADC2 <=0; / / 0−255 Range − mids
60 ADC3 <=0; / / 0−255 Range − t r e b l e
61 / / I n a c t i v e
62
63 / / Low Freq
64 f o r ( j =1 ; j < I t e r 2 / 2 ; j = j +1) b e g i n
65 / / Give some t ime
66 f o r ( i =1 ; i <Ylim ; i = i +1000) b e g i n
67 #10 a u d i o _ i n <= i ;
68 end
69
70 f o r ( i =Ylim ; i >−Ylim ; i = i −1000) b e g i n
71 #10 a u d i o _ i n <= i ;
72 end
73 f o r ( i =−Ylim ; i <1 ; i = i +1000) b e g i n
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79 ADC1 <= 128 ; / / 0−255 Range − b a s s
80 ADC2 <=0; / / 0−255 Range − mids
81 ADC3 <=0; / / 0−255 Range − t r e b l e
82
83 / / Low Freq
84 f o r ( j =1 ; j < I t e r 2 / 2 ; j = j +1) b e g i n
85 / / Give some t ime
86 f o r ( i =1 ; i <Ylim ; i = i +1000) b e g i n
87 #10 a u d i o _ i n <= i ;
88 end
89
90 f o r ( i =Ylim ; i >−Ylim ; i = i −1000) b e g i n
91 #10 a u d i o _ i n <= i ;
92 end
93 f o r ( i =−Ylim ; i <1 ; i = i +1000) b e g i n







100 / / Low Mids
101 f o r ( j =1 ; j < I t e r 2 * 2 ; j = j +1) b e g i n
102 / / Give some t ime
103 f o r ( i =1 ; i <Ylim ; i = i +10000) b e g i n
104 #10 a u d i o _ i n <= i ;
105 end
106
107 f o r ( i =Ylim ; i >−Ylim ; i = i −10000) b e g i n
108 #10 a u d i o _ i n <= i ;
109 end
110 f o r ( i =−Ylim ; i <1 ; i = i +10000) b e g i n




115 / / Med Mids
116 f o r ( j =1 ; j < I t e r 2 * 4 ; j = j +1) b e g i n
117 / / Give some t ime
118 f o r ( i =1 ; i <Ylim ; i = i +20000) b e g i n
119 #10 a u d i o _ i n <= i ;
120 end
121
122 f o r ( i =Ylim ; i >−Ylim ; i = i −20000) b e g i n
123 #10 a u d i o _ i n <= i ;
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124 end
125 f o r ( i =−Ylim ; i <1 ; i = i +20000) b e g i n




130 / / T r e b l e
131 f o r ( j =1 ; j < I t e r 2 * 8 ; j = j +1) b e g i n
132 / / Give some t ime
133 f o r ( i =1 ; i <Ylim ; i = i +30000) b e g i n
134 #10 a u d i o _ i n <= i ;
135 end
136
137 f o r ( i =Ylim ; i >−Ylim ; i = i −30000) b e g i n
138 #10 a u d i o _ i n <= i ;
139 end
140 f o r ( i =−Ylim ; i <1 ; i = i +30000) b e g i n




145 / / High T r e b l e
146 f o r ( j =1 ; j < I t e r 2 *20 ; j = j +1) b e g i n
147 / / Give some t ime
148 f o r ( i =1 ; i <Ylim ; i = i +60000) b e g i n
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149 #10 a u d i o _ i n <= i ;
150 end
151
152 f o r ( i =Ylim ; i >−Ylim ; i = i −60000) b e g i n
153 #10 a u d i o _ i n <= i ;
154 end
155 f o r ( i =−Ylim ; i <1 ; i = i +60000) b e g i n








164 ADC1 <= 0 ; / / 0−255 Range − b a s s
165 ADC2 <=255; / / 0−255 Range − mids
166 ADC3 <=0; / / 0−255 Range − t r e b l e
167 / / Low Freq
168 f o r ( j =1 ; j < I t e r 2 / 2 ; j = j +1) b e g i n
169 / / Give some t ime
170 f o r ( i =1 ; i <Ylim ; i = i +1000) b e g i n




174 f o r ( i =Ylim ; i >−Ylim ; i = i −1000) b e g i n
175 #10 a u d i o _ i n <= i ;
176 end
177 f o r ( i =−Ylim ; i <1 ; i = i +1000) b e g i n




182 / / Low Mids
183 f o r ( j =1 ; j < I t e r 2 * 2 ; j = j +1) b e g i n
184 / / Give some t ime
185 f o r ( i =1 ; i <Ylim ; i = i +10000) b e g i n
186 #10 a u d i o _ i n <= i ;
187 end
188
189 f o r ( i =Ylim ; i >−Ylim ; i = i −10000) b e g i n
190 #10 a u d i o _ i n <= i ;
191 end
192 f o r ( i =−Ylim ; i <1 ; i = i +10000) b e g i n




197 / / Med Mids
198 f o r ( j =1 ; j < I t e r 2 * 4 ; j = j +1) b e g i n
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199 / / Give some t ime
200 f o r ( i =1 ; i <Ylim ; i = i +20000) b e g i n
201 #10 a u d i o _ i n <= i ;
202 end
203
204 f o r ( i =Ylim ; i >−Ylim ; i = i −20000) b e g i n
205 #10 a u d i o _ i n <= i ;
206 end
207 f o r ( i =−Ylim ; i <1 ; i = i +20000) b e g i n




212 / / T r e b l e
213 f o r ( j =1 ; j < I t e r 2 * 8 ; j = j +1) b e g i n
214 / / Give some t ime
215 f o r ( i =1 ; i <Ylim ; i = i +30000) b e g i n
216 #10 a u d i o _ i n <= i ;
217 end
218
219 f o r ( i =Ylim ; i >−Ylim ; i = i −30000) b e g i n
220 #10 a u d i o _ i n <= i ;
221 end
222 f o r ( i =−Ylim ; i <1 ; i = i +30000) b e g i n





227 / / High T r e b l e
228 f o r ( j =1 ; j < I t e r 2 *20 ; j = j +1) b e g i n
229 / / Give some t ime
230 f o r ( i =1 ; i <Ylim ; i = i +60000) b e g i n
231 #10 a u d i o _ i n <= i ;
232 end
233
234 f o r ( i =Ylim ; i >−Ylim ; i = i −60000) b e g i n
235 #10 a u d i o _ i n <= i ;
236 end
237 f o r ( i =−Ylim ; i <1 ; i = i +60000) b e g i n









247 ADC1 <= 0 ; / / 0−255 Range − b a s s
248 ADC2 <=0; / / 0−255 Range − mids
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249 ADC3 <=255; / / 0−255 Range − t r e b l e
250 / / Low Freq
251 f o r ( j =1 ; j < I t e r 2 / 2 ; j = j +1) b e g i n
252 / / Give some t ime
253 f o r ( i =1 ; i <Ylim ; i = i +1000) b e g i n
254 #10 a u d i o _ i n <= i ;
255 end
256
257 f o r ( i =Ylim ; i >−Ylim ; i = i −1000) b e g i n
258 #10 a u d i o _ i n <= i ;
259 end
260 f o r ( i =−Ylim ; i <1 ; i = i +1000) b e g i n




265 / / Low Mids
266 f o r ( j =1 ; j < I t e r 2 * 2 ; j = j +1) b e g i n
267 / / Give some t ime
268 f o r ( i =1 ; i <Ylim ; i = i +10000) b e g i n
269 #10 a u d i o _ i n <= i ;
270 end
271
272 f o r ( i =Ylim ; i >−Ylim ; i = i −10000) b e g i n
273 #10 a u d i o _ i n <= i ;
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274 end
275 f o r ( i =−Ylim ; i <1 ; i = i +10000) b e g i n




280 / / Med Mids
281 f o r ( j =1 ; j < I t e r 2 * 4 ; j = j +1) b e g i n
282 / / Give some t ime
283 f o r ( i =1 ; i <Ylim ; i = i +20000) b e g i n
284 #10 a u d i o _ i n <= i ;
285 end
286
287 f o r ( i =Ylim ; i >−Ylim ; i = i −20000) b e g i n
288 #10 a u d i o _ i n <= i ;
289 end
290 f o r ( i =−Ylim ; i <1 ; i = i +20000) b e g i n




295 / / T r e b l e
296 f o r ( j =1 ; j < I t e r 2 * 8 ; j = j +1) b e g i n
297 / / Give some t ime
298 f o r ( i =1 ; i <Ylim ; i = i +30000) b e g i n
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299 #10 a u d i o _ i n <= i ;
300 end
301
302 f o r ( i =Ylim ; i >−Ylim ; i = i −30000) b e g i n
303 #10 a u d i o _ i n <= i ;
304 end
305 f o r ( i =−Ylim ; i <1 ; i = i +30000) b e g i n




310 / / High T r e b l e
311 f o r ( j =1 ; j < I t e r 2 *20 ; j = j +1) b e g i n
312 / / Give some t ime
313 f o r ( i =1 ; i <Ylim ; i = i +60000) b e g i n
314 #10 a u d i o _ i n <= i ;
315 end
316
317 f o r ( i =Ylim ; i >−Ylim ; i = i −60000) b e g i n
318 #10 a u d i o _ i n <= i ;
319 end
320 f o r ( i =−Ylim ; i <1 ; i = i +60000) b e g i n






326 ADC1 <= 128 ; / / 0−255 Range − b a s s
327 ADC2 <= 128 ; / / 0−255 Range − mids
328 ADC3 <= 128 ; / / 0−255 Range − t r e b l e
329 / / Low Freq
330 f o r ( j =1 ; j < I t e r 2 / 2 ; j = j +1) b e g i n
331 / / Give some t ime
332 f o r ( i =1 ; i <Ylim ; i = i +1000) b e g i n
333 #10 a u d i o _ i n <= i ;
334 end
335
336 f o r ( i =Ylim ; i >−Ylim ; i = i −1000) b e g i n
337 #10 a u d i o _ i n <= i ;
338 end
339 f o r ( i =−Ylim ; i <1 ; i = i +1000) b e g i n




344 / / Low Mids
345 f o r ( j =1 ; j < I t e r 2 * 2 ; j = j +1) b e g i n
346 / / Give some t ime
347 f o r ( i =1 ; i <Ylim ; i = i +10000) b e g i n




351 f o r ( i =Ylim ; i >−Ylim ; i = i −10000) b e g i n
352 #10 a u d i o _ i n <= i ;
353 end
354 f o r ( i =−Ylim ; i <1 ; i = i +10000) b e g i n




359 / / Med Mids
360 f o r ( j =1 ; j < I t e r 2 * 4 ; j = j +1) b e g i n
361 / / Give some t ime
362 f o r ( i =1 ; i <Ylim ; i = i +20000) b e g i n
363 #10 a u d i o _ i n <= i ;
364 end
365
366 f o r ( i =Ylim ; i >−Ylim ; i = i −20000) b e g i n
367 #10 a u d i o _ i n <= i ;
368 end
369 f o r ( i =−Ylim ; i <1 ; i = i +20000) b e g i n





374 / / T r e b l e
375 f o r ( j =1 ; j < I t e r 2 * 8 ; j = j +1) b e g i n
376 / / Give some t ime
377 f o r ( i =1 ; i <Ylim ; i = i +30000) b e g i n
378 #10 a u d i o _ i n <= i ;
379 end
380
381 f o r ( i =Ylim ; i >−Ylim ; i = i −30000) b e g i n
382 #10 a u d i o _ i n <= i ;
383 end
384 f o r ( i =−Ylim ; i <1 ; i = i +30000) b e g i n




389 / / High T r e b l e
390 f o r ( j =1 ; j < I t e r 2 *20 ; j = j +1) b e g i n
391 / / Give some t ime
392 f o r ( i =1 ; i <Ylim ; i = i +60000) b e g i n
393 #10 a u d i o _ i n <= i ;
394 end
395
396 f o r ( i =Ylim ; i >−Ylim ; i = i −60000) b e g i n
397 #10 a u d i o _ i n <= i ;
398 end
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399 f o r ( i =−Ylim ; i <1 ; i = i +60000) b e g i n
400 #10 a u d i o _ i n <= i ;
401 end
402 end
403 #50 $ f i n i s h ;
404 end
405 endmodule






MSP430 Pin Purpose PU/PD
P6.0 I2C Address bit 0 -
P6.1 I2C Address bit 1 -
P6.2 I2C Address bit 2 -
P6.3 I2C Address bit 3 -
P2.1 I2C Address bit 0 PU PU
P2.2 I2C Address bit 0 PU PU
P4.0 I2C Address bit 0 PU PU
P6.4 I2C Address bit 0 PU PU
P1.0 On/Off Switch LED PD





P3.1 Pot0 3V3 PU
P3.2 Pot1 3V3 PU
P3.3 Pot2 3V3 PU
P3.4 Pot3 3V3 PU
P1.4 Pot0 GND PD
P1.5 Pot1 GND PD
P1.6 Pot2 GND PD
P1.7 Pot3 GND PD
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Xilinx Zynq 7020 Pinout
1 # Timing C o n t r a i n t s
2 # P i n o u t c o n t r a i n t s
3 s e t _ p r o p e r t y PACKAGE_PIN AB1 [ g e t _ p o r t s {CODEC_addr0 [ 0 ] } ]
4 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {CODEC_addr0 [ 0 ] } ]
5 s e t _ p r o p e r t y PACKAGE_PIN Y5 [ g e t _ p o r t s {CODEC_addr1 [ 0 ] } ]
6 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {CODEC_addr1 [ 0 ] } ]
7 s e t _ p r o p e r t y PACKAGE_PIN AB2 [ g e t _ p o r t s FCLK_CLK1_0 ]
8 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s FCLK_CLK1_0 ]
9 s e t _ p r o p e r t y PACKAGE_PIN AA6 [ g e t _ p o r t s BCLK_0]
10 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s BCLK_0]
11 s e t _ p r o p e r t y PACKAGE_PIN Y6 [ g e t _ p o r t s LRCLK_0]
12 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s LRCLK_0]
13 s e t _ p r o p e r t y PACKAGE_PIN Y8 [ g e t _ p o r t s SDATA_O_0]
14 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s SDATA_O_0]
15 s e t _ p r o p e r t y PACKAGE_PIN AA7 [ g e t _ p o r t s SDATA_I_0 ]
16 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s SDATA_I_0 ]
17 s e t _ p r o p e r t y PACKAGE_PIN AB5 [ g e t _ p o r t s I I C _ 0 _ 0 _ s d a _ i o ]
18 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s I I C _ 0 _ 0 _ s d a _ i o ]
19 s e t _ p r o p e r t y PACKAGE_PIN AB4 [ g e t _ p o r t s I I C _ 0 _ 0 _ s c l _ i o ]
20 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s I I C _ 0 _ 0 _ s c l _ i o ]
21 # s e t _ p r o p e r t y PACKAGE_PIN F22 [ g e t _ p o r t s { S w i t c h e s [ 0 ] } ]
22 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 0 ] } ]
23 # s e t _ p r o p e r t y PACKAGE_PIN G22 [ g e t _ p o r t s { S w i t c h e s [ 1 ] } ]
III-247
24 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 1 ] } ]
25 # s e t _ p r o p e r t y PACKAGE_PIN H22 [ g e t _ p o r t s { S w i t c h e s [ 2 ] } ]
26 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 2 ] } ]
27 # s e t _ p r o p e r t y PACKAGE_PIN F21 [ g e t _ p o r t s { S w i t c h e s [ 3 ] } ]
28 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 3 ] } ]
29 # s e t _ p r o p e r t y PACKAGE_PIN H19 [ g e t _ p o r t s { S w i t c h e s [ 4 ] } ]
30 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 4 ] } ]
31 # s e t _ p r o p e r t y PACKAGE_PIN H18 [ g e t _ p o r t s { S w i t c h e s [ 5 ] } ]
32 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 5 ] } ]
33 # s e t _ p r o p e r t y PACKAGE_PIN H17 [ g e t _ p o r t s { S w i t c h e s [ 6 ] } ]
34 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 6 ] } ]
35 # s e t _ p r o p e r t y PACKAGE_PIN M15 [ g e t _ p o r t s { S w i t c h e s [ 7 ] } ]
36 # s e t _ p r o p e r t y IOSTANDARD LVCMOS25 [ g e t _ p o r t s { S w i t c h e s [ 7 ] } ]
37 s e t _ p r o p e r t y PACKAGE_PIN T22 [ g e t _ p o r t s {LEDS [ 0 ] } ]
38 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 0 ] } ]
39 s e t _ p r o p e r t y PACKAGE_PIN T21 [ g e t _ p o r t s {LEDS [ 1 ] } ]
40 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 1 ] } ]
41 s e t _ p r o p e r t y PACKAGE_PIN U22 [ g e t _ p o r t s {LEDS [ 2 ] } ]
42 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 2 ] } ]
43 s e t _ p r o p e r t y PACKAGE_PIN U21 [ g e t _ p o r t s {LEDS [ 3 ] } ]
44 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 3 ] } ]
45 s e t _ p r o p e r t y PACKAGE_PIN V22 [ g e t _ p o r t s {LEDS [ 4 ] } ]
46 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 4 ] } ]
47 s e t _ p r o p e r t y PACKAGE_PIN W22 [ g e t _ p o r t s {LEDS [ 5 ] } ]
48 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 5 ] } ]
III-248
49 s e t _ p r o p e r t y PACKAGE_PIN U19 [ g e t _ p o r t s {LEDS [ 6 ] } ]
50 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 6 ] } ]
51 s e t _ p r o p e r t y PACKAGE_PIN U14 [ g e t _ p o r t s {LEDS [ 7 ] } ]
52 s e t _ p r o p e r t y IOSTANDARD LVCMOS33 [ g e t _ p o r t s {LEDS [ 7 ] } ]
Listing III.1: Xilinx Zynq 7020 XDC Pinout
Appendix IV
MSP430 C Code
1 / * −−COPYRIGHT− − ,BSD_EX
2 *
3 * /
4 # i n c l u d e <msp430 . h>
5 # i n c l u d e <msp430fr2355 . h>
6 # i n c l u d e <INTRINSICS . H>
7
8 / / D e c l a r a t i o n o f V a r i a b l e s
9 u n s i g n e d i n t I O s w i t c h = 0 ; / / On o f f s w i t c h t h a t e n a b l e s
p e d a l d a t a c o l l e c t i o n
10 u n s i g n e d i n t c h e c k I n p u t s = 0 ;
11 u n s i g n e d i n t DATA[ 4 ] = { 0 , 0 , 0 , 0 } ; / / Array t h a t h o l d s d a t a
c o l l e c t e d from ADC c o n v e r s i o n s
12 u n s i g n e d i n t DATATX[ 4 ] = { 0 , 0 , 0 , 0 } ; / / Array c o n t a i n i n g
e n a b l e b i t and d a t a c o l l e c t e d from t h e ADC
IV-250
13 u n s i g n e d i n t TXDataIndex = 0 ;
14 u n s i g n e d i n t ADCchannel [ 4 ] = {ADCINCH_8 , ADCINCH_9 , ADCINCH_10
, ADCINCH_11 } ;
15 u n s i g n e d i n t DATAindex = 0 ; / / Index t h r o u g h t h e d a t a a r r a y
16 u n s i g n e d i n t ADC_SW_FLAG = 0 ; / / Used t o l e t us know when
s e q u e n t i a l ADC c h a n n e l s a m p l i ng i s comple t ed one round
17 u n s i g n e d c o n s t BASE_I2C_ADDR = 0x40 ;
18 u n s i g n e d i n t OFFSET_I2C_ADDR = 0x00 ;
19 u n s i g n e d i n t I2C_communicat ion_Not_Happen = 1 ;
20
21 / / F u n c t i o n D e f i n i t i o n s
22 vo id I s P e d a l E n a b l e d ( vo id ) ;
23 vo id ADCcol lec t ( vo id ) ;
24 vo id Acqu i r eDa ta ( vo id ) ;
25
26 i n t main ( vo id )
27 {
28 WDTCTL = WDTPW | WDTHOLD;
29
30 / / C o n f i g u r e GPIO f o r I2C





34 / / S e t up t h e p o r t t o r e a d t h e ON OFF b u t t o n and
35 / / Toggle onboard LED which w i l l l a t e r be l e d i n b u t t o n
36 P1DIR = 0xF1 ;
37 / / P1DIR | = BIT7 | BIT6 | BIT5 | BIT4 | BIT1 ; / / B i t w i s e o r −
PINS P1 .1 −3 a r e i n p u t s and t h e r e s t a r e o u t p u t s
38 / / P1DIR = BIT7 | BIT6 | BIT5 | BIT4 | BIT1 ;
39 P1OUT = 0 x0000 ; / / B i t wise AND wi th 0 − a l l OUTPUT LOW
40 P1REN = BIT1 ; / / P u l l down P1 . 1 l i n e
41
42 P3DIR = 0x0F ; / / S e t P3 .0 −3 as o u t p u t s
43 P3OUT = 0x0F ; / / S e t P3 .0 −3 as 3 . 3V o u t p u t s
44
45
46 / / I n i t i l i z e and s e t up t h e ADC f o r a n a l o g v o l t a g e s − d i r
don t c a r e s
47 / / P5DIR | = 0xFF ; / / B i t w i s e o r − s e t a l l p i n s t o i n p u t s
48 / / P5OUT &= ~0xFF ; / / B i t wise AND wi th 0 − a l l OUTPUT LOW
49
50 P5SEL0 = 1 ; / / Th i s may or may n o t s e t up t h e p i n i n a n a l o g
mode
51 P5SEL1 = 1 ; / / Th i s may or may n o t s e t up t h e p i n i n a n a l o g
mode
52 / / Double check t h e above wi th c a r l o s
53
IV-252
54 / / I n i t i l i z e t h e p i n s t h a t w i l l be used t o s e t t h e I2C
o f f s e t a d d r e s s v a l u e
55 / / P2 . 1 , P2 . 2 , P4 . 0 , P6 . 4 p u l l up h igh
56 / / P6 .0 − P6 . 3 w i l l be s e t t o r e a d v a l u e s a s i n p u t s p u l l e d low
57 / /
*************************************************************************
58 P6DIR = BIT4 ; / / B i t w i s e o r − s e t l o w e s t p i n s t o i n p u t s
wi th P6 . 4 as o u t p u t
59 P6OUT = BIT4 ; / / B i t wise AND wi th 0 − a l l OUTPUT LOW
e x c e p t P6 . 4
60 P6REN = BIT4 ; / / P u l l up P1 . 1 l i n e
61
62 P4DIR = BIT0 ; / / B i t w i s e o r − s e t l o w e s t p i n s t o i n p u t s
wi th P4 . 0 as o u t p u t
63 P4OUT = BIT0 ; / / B i t wise AND wi th 0 − a l l OUTPUT LOW
e x c e p t P4 . 0
64 P4REN = BIT0 ; / / P u l l up P4 . 0 l i n e
65
66 P2DIR = BIT2 | BIT1 ; / / B i t w i s e o r − s e t l o w e s t p i n s t o
i n p u t s w i th P2 . 1 and 2 . 2 as o u t p u t
67 P2OUT = BIT2 | BIT1 ; / / B i t wise AND wi th 0 − a l l OUTPUT LOW
e x c e p t P2 . 1 and 2 . 2
68 P2REN = BIT2 | BIT1 ; / / P u l l up P2 . 1 and 2 . 2 l i n e
69
IV-253
70 / / D i s a b l e t h e GPIO power −on d e f a u l t h igh − impedance mode t o
a c t i v a t e
71 / / p r e v i o u s l y c o n f i g u r e d p o r t s e t t i n g s
72 PM5CTL0 &= ~LOCKLPM5;
73
74
75 _ _ b i s _ S R _ r e g i s t e r ( GIE ) ; / / e n a b l e i n t e r r u p t s
76
77
78 / / Get t h e i n i t i a l c o n d i t i o n s o f t h e p o t e n t i o m e t e r s from t h e
p e d a l s − most l i k e l y w i l l be o f f on power up
79 Acqu i r eDa ta ( ) ; / / −CWB
80
81
82 / * Get t h e a d d r e s s o f t h e I2C d e v i c e by u s i n g jumper s on t h e
r i g h t p i n bank
83 * O f f s e t a d d r e s s s e t by t h e v a l u e s P6 . 3 , P6 . 2 , P6 . 1 , P6 . 0
84 * The above p i n s a r e p u l l e d low and d e f a u l t t o 4 ’ b0000
85 * P6 . 3 p u l l e d up i f s h u n t e d t o P6 . 4 − 4 ’ b1000
86 * P6 . 2 p u l l e d up i f s h u n t e d t o P4 . 0 − 4 ’ b0100
87 * P6 . 1 p u l l e d up i f s h u n t e d t o P2 . 2 − 4 ’ b0010
88 * P6 . 0 p u l l e d up i f s h u n t e d t o P2 . 1 − 4 ’ b0001
89 * /
90
91 / / Get t h e B a s e _ o f f s e t v a l u e
IV-254
92 OFFSET_I2C_ADDR = P6IN & 0x0F ;
93
94 / / C o n f i g u r e USCI_B0 f o r I2C mode
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
95 UCB0CTLW0 = UCSWRST; / / S o f t w a r e r e s e t
e n a b l e d
96 UCB0CTLW0 | = UCMODE_3 | UCSYNC; / / I2C mode , sync
mode
97 UCB0I2COA0 = ( BASE_I2C_ADDR+OFFSET_I2C_ADDR ) | UCOAEN;
/ / own a d d r e s s i s 0x48 + e n a b l e
98 / / UCB0I2COA0 = 0x48 | UCOAEN; / / own a d d r e s s
i s 0x48 + e n a b l e
99 UCB0CTLW0 &= ~UCSWRST; / / c l e a r r e s e t
r e g i s t e r
100 UCB0IE | = UCTXIE0 | UCSTPIE ; / / I2C t r a n s m i t ,





/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
105
106 / / Wait f o r I2C communica t ion
IV-255
107 / / Once communica t ion f i n i s h e d
108 / / C o l l e c t ADC v a l u e s t o u p d a t e
109 w h i l e ( 1 ) { / / C o n t i n u e t h i s p r o c e s s f o r e v e r
110 w h i l e ( I2C_communicat ion_Not_Happen ) {
111 / / w a i t f o r I2C communica t ion t o happen
112 }
113 / / D i s a b l e I2C i n t s
114 UCB0IE = 0x00 ; / / I2C t r a n s m i t , s t o p
i n t e r r u p t DISABLE
115
116 / / Update ADC v a l u e s
117 Acqu i r eDa ta ( ) ; / / Update d a t a from ADCs
118
119 / / Re a n a b l e I2C and look f o r comms
120 UCB0IE | = UCTXIE0 | UCSTPIE ; / / I2C t r a n s m i t , s t o p
i n t e r r u p t ENABLE






/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
IV-256
127 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
128
129 vo id Acqu i r eDa ta ( vo id ) {
130 / / Check t o s e e i f t h e Enab le P in i s h igh or low
131 / / Need t o f i x enab lePIN bc c h e c k i n g P1 . 0 b u t a l s o t h e n
w r i t i n g o u t ? BAD
132 I s P e d a l E n a b l e d ( ) ;
133
134 / / I O s w i t c h = 1 ; / / Uncheck t h i s f o r debug ing t h e s w i t c h
r e a d c a p a b i l i t y
135
136 i f ( I O s w i t c h == 1) {
137 ADCcol lec t ( ) ;
138 / / Wr i t e d a t a t o s i n g l e v e c t o r a f t e r a l l d a t a i s
c o l l e c t e d t o p r e v e n t i n t e r r u p t s from g e t t i n g
p a r t i a l d a t a
139 DATATX[ 0 ] = DATA[ 0 ] >> 4 ;
140 DATATX[ 1 ] = DATA[ 1 ] >> 4 ;
141 DATATX[ 2 ] = DATA[ 2 ] >> 4 ;
142 DATATX[ 3 ] = DATA[ 3 ] >> 4 ;
143 }
144 e l s e {
145 DATATX[ 0 ] = 0 ;
IV-257
146 DATATX[ 1 ] = 0 ;
147 DATATX[ 2 ] = 0 ;
148 DATATX[ 3 ] = 0 ;
149 DATATX[ 4 ] = 0 ;
150




/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
155 vo id I s P e d a l E n a b l e d ( vo id ) {
156 / / Check t o s e e i f t h e b u t t i n g was pushed
157 / / Assuming t h a t t h e d e s i g n u s e s a l a t c h i n g s w i t c h
158 / / P u l l down i s e n a b l e d on p i n t o keep from f l o a t i n g so
w i l l
159 / / be low u n l e s s o t h e r w i s e t r i g g e r e d
160
161 / / For d i g i t a l IO b i t o f P o r t . P in i s 0 i f low and 1 i f h igh
162 / / Scan P o r t 1 . 1 t o s e e i f i n p u t i s h igh
163
164 / / P1DIR | = 0x01 ; / / B i t w i s e o r − s e t a l l p i n s t o i n p u t s
e x c e p t P1 . 0 − o u t p u t




167 c h e c k I n p u t s = P1IN & 0x02 ; / / Check i n p u t v i a mask
168
169 i f ( c h e c k I n p u t s == 2) { / / Bu t t on i s p r e s s e d and ON
170 P1OUT | = 0x01 ; / / Turn P1 . 0 p o r t h igh t o d r i v e LED1 on
board
171 I O s w i t c h = 1 ;
172 }
173 e l s e { / / Bu t t on i s OFF
174 / / S e t a l l o u t p u t s low
175 P1OUT &= ~0xFF ;




/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
180 vo id ADCcol lec t ( vo id ) {
181 w h i l e ( DATAindex != 4) {
182 / / C l e a r a l l o f t h e c o n t r o l r e g i s t e r s j u s t i n c a s e from
p r i o r r o u t i n e
183 ADCCTL0 = 0 ; ADCCTL1 = 0 ; ADCCTL2 = 0 ;
184
185 / / S e t up t h e ADCCTL0 R e g i s t e r
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
IV-259
186 / / ADCSHT =1011 −768 CLKcycles ; ADCMSC = 0 − s i n g l e
smap le s
187 / /ADCON = 1 − ADC i s ON ; ADCENC = 0 − don t s t a r t
c o n v e r s i o n s
188 / / ADCSC 0 no sample and c o n v e r s i o n s t a r t
189 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
190 ADCCTL0 = (ADCSHT_11 | ADCON_1) ;
191
192 / / S e t up t h e ADCCTL1 R e g i s t e r
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
193 / / ADCSHS = 0−ADCSC b i t ;ADCSHP=1−SAMPCON from t i m e r ;
194 / / ADCISSH=0− n o n i n v e r t e d ;ADCDIV=111− d i v i d e by 8 ;
195 / / ADCSSEL=0−MODCLK;ADCCONSEQ=0− s i n g l e sample ;ADCBUSY=0
196 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
197 ADCCTL1 = (ADCSHP_1 | ADCDIV_7) ;
198
199 / / S e t up t h e ADCCTL2 R e g i s t e r
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
200 / / ADCPDIV = 0 − p r e d i v i d e ; ADCRES = 10 − 12 b i t s
201 / / ADCDF = 0 − b i n a r y u n s i g n e d ; ADCSR = 0 −200 ksps
IV-260
202 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
203 ADCCTL2 = (ADCRES_2) ;
204
205 / / S e t up t h e ADCMCTL0 R e g i s t e r
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
206 / / ADCSREF = 000 − Vcc and Vss ; ADCINCH = 1011 t o 1000
−Channel i n p u t s we need t o t e s t
207 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
208 ADCMCTL0 = ( ADCchannel [ DATAindex ] ) ;
209
210 / / S t a r t t h e p r o c e s s o f c o l l e c t i n g t h e ADC c h a n n e l
i n p u t s
211 / / _ _ b i s _ S R _ r e g i s t e r ( GIE ) ; / / e n a b l e i n t e r r u p t s
212
213 ADCIE = 0x01 ; / / Enab le I n t e r r u p t s f o r when t h e
ADC c o n v e r s i o n i s implemented
214
215 ADC_SW_FLAG =0; / / C l e a r ADC SW FLAG
216
217 ADCCTL0 | = (ADCENC_1 | ADCSC_1) ; / / b i s .w #(
ENC + ADC10SC) , &ADC10CTL0 / / S t a r t a
IV-261
c o n v e r s i o n
218
219 / / DATAindex = 0 ; / / Used f o r i n d e x i n g t h e d a t a
t o i t s saved a r r a y d e s t i n a t i o n
220
221 w h i l e (ADC_SW_FLAG != 1) { / / Wait f o r t h e ADC
ISR t o throw t h a t a c o n v e r s i o n has been
comple t ed
222 / / Empty
223 }
224 / / _ _ b i c _ S R _ r e g i s t e r ( GIE ) ; / / d i s a b l e i n t e r r u p t s
225
226 ADCCTL0 = 0 ; / / C l e a r c o n f i g u r a t i o n r e g i s t e r s
227 ADCCTL1 = 0 ; / / Sa f e p r a c t i c e / /
228 ADCCTL2 = 0 ;
229 ADCIE = 0x00 ; / / D i s a b l e I n t e r r u p t s f o r when t h e ADC
c o n v e r s i o n i s implemented
230
231 }
232 DATAindex = 0 ; / / r e s t d a t a i n d e x i n g f o r t h e n e x t
c o l l e c t i o n c y c l e
233 }
234 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
IV-262
235 / / I n t e r r u p t Tab le
236 # pragma v e c t o r = ADC_VECTOR
237 _ _ i n t e r r u p t vo id ADC12_ISR ( vo id ) {
238 / / " . i n t 2 9 "
239 / / ADC12_ISR CODE HERE
240 ADCCTL0 &= ~ADCIFG0 ; / / Remove t h e SW Flag from t h e
r e g i s t e r s
241 DATA[ DATAindex ] = 0 ; / / C l e a r any o l d v a l u e s i n t h e
DATA
242 DATA[ DATAindex ] = ADCMEM0; / / Move v a l u e from ADC
c o n v e r s i o n t o d a t a
243 DATAindex ++;
244
245 ADC_SW_FLAG = 1 ; / / S e t a f l a g t o show ADC
comple t ed
246
247 r e t u r n ;
248 }
249 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
250 / / TI i n t e r r u p t v e c t o r f o r t h e I2C
251 # i f d e f i n e d ( __TI_COMPILER_VERSION__ ) | | d e f i n e d (
__IAR_SYSTEMS_ICC__ )
252 # pragma v e c t o r = USCI_B0_VECTOR
IV-263
253 _ _ i n t e r r u p t vo id USCIB0_ISR ( vo id )
254 # e l i f d e f i n e d ( __GNUC__ )
255 vo id _ _ a t t r i b u t e _ _ ( ( i n t e r r u p t ( USCI_B0_VECTOR ) ) ) USCIB0_ISR (
vo id )
256 # e l s e
257 # e r r o r Compi le r n o t s u p p o r t e d !
258 # e n d i f
259 {
260 s w i t c h ( _ _ e v e n _ i n _ r a n g e ( UCB0IV , USCI_I2C_UCBIT9IFG ) )
261 {
262 c a s e USCI_NONE : b r e a k ; / / V ec to r 0 : No
i n t e r r u p t s
263 c a s e USCI_I2C_UCALIFG : b r e a k ; / / V ec to r 2 : ALIFG
264 c a s e USCI_I2C_UCNACKIFG : b r e a k ; / / V ec to r 4 :
NACKIFG
265 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
266 c a s e USCI_I2C_UCSTTIFG :
267 b r e a k ; / / V ec to r 6 : STTIFG
268 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
269 c a s e USCI_I2C_UCSTPIFG : / / V ec to r 8 :
STPIFG
IV-264
270 UCB0IFG &= ~UCSTPIFG ; / / C l e a r s t o p
c o n d i t i o n i n t f l a g
271 TXDataIndex ++; / / I n c r e a s e i n d e x
272
273 i f ( TXDataIndex % 4 == 0) { / / A l l ADC v a l u e s
( 4 ) have been s e n t
274 TXDataIndex =0; / / R e s e t TX i n d e x
275 I2C_communicat ion_Not_Happen = 0 ;
276 }
277 b r e a k ;
278 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
279 c a s e USCI_I2C_UCRXIFG3 : b r e a k ; / / V ec to r 1 0 :
RXIFG3
280 c a s e USCI_I2C_UCTXIFG3 : b r e a k ; / / V ec to r 1 4 :
TXIFG3
281 c a s e USCI_I2C_UCRXIFG2 : b r e a k ; / / V ec to r 1 6 :
RXIFG2
282 c a s e USCI_I2C_UCTXIFG2 : b r e a k ; / / V ec to r 1 8 :
TXIFG2
283 c a s e USCI_I2C_UCRXIFG1 : b r e a k ; / / V ec to r 2 0 :
RXIFG1
284 c a s e USCI_I2C_UCTXIFG1 : b r e a k ; / / V ec to r 2 2 :
TXIFG1
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285 c a s e USCI_I2C_UCRXIFG0 : b r e a k ; / / V ec to r 2 4 :
RXIFG0
286 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
287 c a s e USCI_I2C_UCTXIFG0 :
288 UCB0TXBUF = DATATX[ TXDataIndex ] ;
289 b r e a k ; / / V ec to r 2 6 :
TXIFG0
290 / /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
291 c a s e USCI_I2C_UCBCNTIFG : b r e a k ; / / V ec to r 2 8 :
BCNTIFG
292 c a s e USCI_I2C_UCCLTOIFG : b r e a k ; / / V ec to r 3 0 :
c l o c k low t i m e o u t
293 c a s e USCI_I2C_UCBIT9IFG : b r e a k ; / / V ec to r 3 2 : 9 t h
b i t
294 d e f a u l t : b r e a k ;
295 }
296 }
Listing IV.1: MSP430 I2C Slave Interrupt C File
Appendix V
MATLAB Equalizer Filter Generation
The MATLAB filterBuilder UI was used in order to create the low-pass, band-pass, and high-
pass filters needed to implement the equalizer effect. This appendix documents the UI window
output constrains as well as the script files to generate the filter which can then be exported to
HDL.
1 f u n c t i o n Hd = L P F _ f u n c _ r e t u r n _ v 4
2 %GETFILTER R e t u r n s a d i s c r e t e − t ime f i l t e r o b j e c t .
3
4 % MATLAB Code
5 % G e n e r a t e d by MATLAB(R) 9 . 7 and DSP System Toolbox 9 . 9 .
6 % G e n e r a t e d on : 22−Feb −2020 1 2 : 0 4 : 3 5
7
8 Fpass = 150 ; % Passband Frequency
9 F s t o p = 600 ; % Stopband Frequency
10 Apass = 1 ; % Passband R i p p l e ( dB )
11 Astop = 2 0 ; % Stopband A t t e n u a t i o n ( dB )
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12 Fs = 48000 ; % Sampl ing Frequency
13
14 h = f d e s i g n . lowpass ( ’ fp , f s t , ap , a s t ’ , Fpass , Fs top , Apass ,
Astop , Fs ) ;
15
16 Hd = d e s i g n ( h , ’ e q u i r i p p l e ’ , . . .
17 ’ F i l t e r S t r u c t u r e ’ , ’ d f s y m f i r ’ , . . .
18 ’ MinOrder ’ , ’ any ’ , . . .
19 ’ S topbandShape ’ , ’ f l a t ’ ) ;
20
21 s e t ( Hd , ’ A r i t h m e t i c ’ , ’ f i x e d ’ , . . .
22 ’ InputWordLength ’ , 24 , . . .
23 ’ I n p u t F r a c L e n g t h ’ , 0 , . . .
24 ’ CoeffWordLength ’ , 12 , . . .
25 ’ C o e f f A u t o S c a l e ’ , t r u e , . . .
26 ’ F i l t e r I n t e r n a l s ’ , ’ F u l l p r e c i s i o n ’ ) ;
Listing V.1: Lowpass EQ Bass Filter
1 f u n c t i o n Hd = BPF_func_ re tu rn_v1
2 %GETFILTER R e t u r n s a d i s c r e t e − t ime f i l t e r o b j e c t .
3
4 % MATLAB Code
5 % G e n e r a t e d by MATLAB(R) 9 . 7 and DSP System Toolbox 9 . 9 .
6 % G e n e r a t e d on : 22−Feb −2020 1 3 : 3 0 : 4 0
7
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8 Fs t op1 = 1 ; % F i r s t S topband Frequency
9 Fpass1 = 600 ; % F i r s t Passband Frequency
10 Fpass2 = 800 ; % Second Passband Frequency
11 Fs to p2 = 1600 ; % Second Stopband Frequency
12 Astop1 = 2 0 ; % F i r s t S topband A t t e n u a t i o n ( dB )
13 Apass = 0 . 1 ; % Passband R i p p l e ( dB )
14 Astop2 = 2 0 ; % Second Stopband A t t e n u a t i o n ( dB )
15 Fs = 48000 ; % Sampl ing Frequency
16
17 h = f d e s i g n . b a n d p a s s ( ’ f s t 1 , fp1 , fp2 , f s t 2 , a s t 1 , ap , a s t 2 ’ , Fs top1 ,
Fpass1 , . . .
18 Fpass2 , Fs top2 , Astop1 , Apass , Astop2 , Fs ) ;
19
20 Hd = d e s i g n ( h , ’ e q u i r i p p l e ’ , . . .
21 ’ F i l t e r S t r u c t u r e ’ , ’ d f s y m f i r ’ , . . .
22 ’ MinOrder ’ , ’ any ’ ) ;
23
24 s e t ( Hd , ’ A r i t h m e t i c ’ , ’ f i x e d ’ , . . .
25 ’ InputWordLength ’ , 24 , . . .
26 ’ I n p u t F r a c L e n g t h ’ , 0 , . . .
27 ’ CoeffWordLength ’ , 12 , . . .
28 ’ C o e f f A u t o S c a l e ’ , t r u e , . . .
29 ’ F i l t e r I n t e r n a l s ’ , ’ F u l l p r e c i s i o n ’ ) ;
Listing V.2: Bandpass EQ Mids Filter
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1 f u n c t i o n Hd = HPF_func_re tu rn_v1
2 %GETFILTER R e t u r n s a d i s c r e t e − t ime f i l t e r o b j e c t .
3
4 % MATLAB Code
5 % G e n e r a t e d by MATLAB(R) 9 . 7 and DSP System Toolbox 9 . 9 .
6 % G e n e r a t e d on : 22−Feb −2020 1 2 : 3 7 : 2 8
7
8 F s t o p = 800 ; % Stopband Frequency
9 Fpass = 1600 ; % Passband Frequency
10 Astop = 2 0 ; % Stopband A t t e n u a t i o n ( dB )
11 Apass = 0 . 1 ; % Passband R i p p l e ( dB )
12 Fs = 48000 ; % Sampl ing Frequency
13
14 h = f d e s i g n . h i g h p a s s ( ’ f s t , fp , a s t , ap ’ , Fs top , Fpass , Astop ,
Apass , Fs ) ;
15
16 Hd = d e s i g n ( h , ’ e q u i r i p p l e ’ , . . .
17 ’ F i l t e r S t r u c t u r e ’ , ’ d f s y m f i r ’ , . . .
18 ’ MinOrder ’ , ’ any ’ , . . .
19 ’ S topbandShape ’ , ’ f l a t ’ ) ;
20
21 s e t ( Hd , ’ A r i t h m e t i c ’ , ’ f i x e d ’ , . . .
22 ’ InputWordLength ’ , 24 , . . .
23 ’ I n p u t F r a c L e n g t h ’ , 0 , . . .
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24 ’ CoeffWordLength ’ , 12 , . . .
25 ’ C o e f f A u t o S c a l e ’ , t r u e , . . .
26 ’ F i l t e r I n t e r n a l s ’ , ’ F u l l p r e c i s i o n ’ ) ;
Listing V.3: Highpass EQ Treble Filter
1 %3 Band EQ d e s i g n
2 %C B l a s i e
3 %22 Feb 2020
4 %
5 %Use MATLAB FIR HDL f i l t e r B u i l d e r t o make FIR f i l t e r s f o r a 3
badn EQ
6 %g u i t a r e f f e c t
7
8 %C a l l i n t h e f i l t e r s
9 BASS = L P F _ f u n c _ r e t u r n _ v 4 ;
10 MIDS = BPF_func_ re tu rn_v1 ;
11 TREB = HPF_func_re tu rn_v1 ;
12
13 f v t o o l (BASS , MIDS , TREB) ;
Listing V.4: EQ filter overlay
Appendix VI
Waveform Signals
Chapter 7 of this project deals with the simulation of the effects on hardware using the AD2.
Each of the waveforms used for simulation are presented below at the algorithm level as well
as a the parameters needed to recreate the waveform in another environment. The WaveForms
software used to control the AD2 allows users to create custom waveforms with math equa-
tions. This option involves describing a mathematical input function over a number of samples
in a range from zero to one that repeats ever period. Each waveform is documented in the
mathematical formula used to generate the input signal, the number of samples, period, the
frequency, and amplitude of the input signal.
LFM_cwb
This signal was used in initial pass through testing to verify that the input signal to the system
and output from the signal processing algorithms was of minimal latency.
y(x) = sin(20∗ pi∗ x2) (VI.1)
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Table VI.1: LFM_cwb Waveform parameters
Parameter Samples Period [ms] Freq [Hz] Amplitude [mV]
Value 16384 20 50 100
Figure VI.1: LFM_cwb Waveform
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Table VI.2: LFM_long Waveform parameters
Parameter Samples Period [ms] Freq [Hz] Amplitude [mV]
Value 6535 20 50 100
Figure VI.2: LFM_long Waveform
LFM_Long
This signal was created to have a relatively flat harmonic spectrum in order to test the equalizer
effect. The LFM_Long signal was created to have a decay associated with the LFM_cwb signal
in order to create a flatter spectrum response.
y(x) = (1− .3x)∗ sin(50∗ pi∗ x2) (VI.2)
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Table VI.3: Sinusoid Waveform parameters
Parameter Samples Period [ms] Freq [Hz] Amplitude [mV]
Value 4096 10 100 100
Figure VI.3: Sinusoid Waveform
Sinusoid
The sinusoid signal was used in order to verify the performance of the gain, overdrive, distor-
tion algorithm.
y(x) = sin(2∗ pi∗ x) (VI.3)
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Table VI.4: Pulsed Sinusoid Waveform parameters
Parameter Samples Period [ms] Freq [Hz] Amplitude [mV]
Value 29999 100 10 100
Figure VI.4: Pulsed Sinusoid Waveform
Pulsed Sinusoid
The pulsed sinusoid signal was used in order to verify the performance of the delay algorithm.
This pulse was first created by using the equation of the sinusoid signal for 1028 samples. The
signal was then zero padded until the total signal length became 29999 samples.
